

NuTool – ClockConfigure User Manual

The information described in this document is the exclusive intellectual property of Nuvoton Technology Corporation and shall not be reproduced without permission from Nuvoton.

Nuvoton is providing this document only for reference purposes of NuMicro microcontroller and microprocessor based system design. Nuvoton assumes no responsibility for errors or omissions.

All data and specifications are subject to change without notice.

For additional information or questions, please contact: Nuvoton Technology Corporation.

www.nuvoton.com

Table of Contents

1 INTRODUCTION 4

 1.1 Supported Chips 4

2 SYSTEM REQUIREMENTS 4

3 RUNNING THE NUTOOL - CLOCKCONFIGURE 4

4 USER INTERFACE GUIDE 5

 4.1 GUI Overview 5

 4.2 Select Field of Chip Series and Part No. 6

 4.3 Clock Registers TreeView 7

 4.4 Search Module 8

5 FLOW OF CONFIGURATION 9

 5.1 Overview 9

 5.2 Step 1: Base Clocks 9

 5.3 Step 2: PLL Clocks 10

 5.3.1 PLL Part 10

 5.3.2 PLL2 Part 11

 5.4 Step 3: HCLK/PCLK 12

 5.5 Step 4: Modules 14

 5.5.1 ClockTree 14

 5.5.2 Module Diagram 15

 5.6 Multi-way Configuring 16

6 TOOLBAR 17

 6.1 Switch the Left Panel 17

 6.2 Load Configuration 17

 6.3 Save Configuration 17

 6.4 Generate Code 18

 6.4.1 Review Report 18

 6.5 Connect to Chip 19

 6.6 Return to Default Settings 19

 6.7 Switch Clock Tree 19

 6.8 Disable All Enabled Modules 19

 6.9 Settings 20

 6.10 Read User Manual 20

7 REVISION HISTORY 21

List of Figures

Figure 3-1 NuTool - ClockConfigure.exe and Related Folders 4

Figure 4-1 ClockConfigure Window 5

Figure 4-2 Selecting Part Number 6

Figure 4-3 Editing a Clock Register 7

Figure 4-4 Matched Search Result 8

Figure 5-1 Step 1: Base Clocks 9

Figure 5-2 Step 2: PLL Clocks (PLL Part) 10

Figure 5-3 Step 2: PLL Clocks (PLL2 Part) 11

Figure 5-4 Step 3: Choosing the Clock Source of HCLK 12

Figure 5-5 Step 3: Setting a Value to HCLK's Divider 13

Figure 5-6 Step 4: Dragging UART0 Node into HXT Node 14

Figure 5-7 Step 4: UART0 Diagram 15

Figure 5-8 “Multi-way Configuring” Dialog Box 16

Figure 6-1 Reviewing Report 18

Figure 6-2 Compact Tree 19

Figure 6-3 “Settings” Dialog Box 20

1 INTRODUCTION

The **NuTool - ClockConfigure** is used to configure system and peripheral clocks of Nuvoton NuMicro® Family. Its features are listed below:

- **Configuring by the ClockTree:** All the supported modules are collected and listed in the ClockTree. The user can manipulate the tree to configure system and peripheral clocks easily.
- **Configuring by module diagram:** Configuring clocks by module diagram is allowed. The user can complete his operation more intuitively and efficiently.
- **Configuring by editing the register value directly:** The user can utilize this feature to inspect the accuracy of the register value.
- **Generation of code:** After doing the above actions, the user can generate code. The generated code can be included into the developing projects. It also comprises all the configuration information.

Through the application, the user can configure system and peripheral clocks of the NuMicro® Family correctly and handily.

1.1 Supported Chips

To see the list of supported chips, please refer to C:\Program Files (x86)\Nuvoton Tools\NuTool-ClockConfigure\resources\assets**Supported_chips.htm** (default installation path). The alternative way is to go to [Supported Chips of NuTool - ClockConfigure](#)

2 SYSTEM REQUIREMENTS

The following lists system requirements for the user to run **NuTool - ClockConfigure**.

- Windows 7 or later operating system.

Or you can run it on the network:

- <https://opennuvoton.github.io/NuTool-ClockConfigure/>

Or you can run it on Visual Studio Code:

- [NuTool - ClockConfigure - Visual Studio Marketplace](#)

3 RUNNING THE NUTOOL - CLOCKCONFIGURE

To run the **NuTool - ClockConfigure**, double-click **NuTool – ClockConfigure.exe**.

	LICENSE.electron.txt	2023/9/19 下午 05...	Text Document	2 KB
	LICENSES.chromium.html	2023/9/19 下午 05...	Microsoft Edge H...	8,643 KB
<input checked="" type="checkbox"/>	 NuTool-ClockConfigure.exe	2023/9/19 下午 05...	Application	162,047 KB
	resources.pak	2023/9/19 下午 05...	PAK File	5,283 KB
	snapshot_blob.bin	2023/9/19 下午 05...	BIN File	263 KB

Figure 3-1 NuTool - ClockConfigure.exe and Related Folders

Or If you run it on Visual Studio Code, please refer to [NuTool - ClockConfigure - Visual Studio Marketplace](#).

4 USER INTERFACE GUIDE

4.1 GUI Overview

The ClockConfigure Window includes a variety of components. The name of each component is described in Figure 4-1




Figure 4-1 ClockConfigure Window

4.2 Select Field of Chip Series and Part No.

The user can select the expected chip series and Part No. from the upper-left select field (referring to Figure 4-2). If the select field and the Clock Registers TreeView are hidden, please click the **Switch the Left Panel** to show them.




Figure 4-2 Selecting Part Number

4.3 Clock Registers TreeView

The current values of clock registers are displayed in the upper-left TreeView. Moreover, the user can edit them directly by double-clicking on the expected one and enter a new value (referring to Figure 4-3). After editing, the corresponding result will be updated immediately.




Figure 4-3 Editing a Clock Register

4.4 Search Module

To search a specific module in the ClockTree, the user can input the expected module name in the search field. After input, the matched node will be emphasized with an orange path from the root.




Figure 4-4 Matched Search Result

5 FLOW OF CONFIGURATION

5.1 Overview

At first, the user should decide the chip series and part number. The corresponding clock registers will be loaded into the upper-left TreeView region. In the following discussion, we presume the chip series is NUC400 and Part No. is NUC472VIBAE. Other chip may have a slight difference in the flow, but the basic logic is the same. For NCU400, there are four steps to complete the flow of configuration, i.e., Base Clocks, PLL Clocks, HCLK/PCLK and Modules.

5.2 Step 1: Base Clocks

In step 1, the user can enable or disable the base clocks of LIRC, HIRC, LXT and HXT (referring to Figure 5-1). When step 1 is completed, push the button of “Next Step” to jump to step 2 and so forth.




Figure 5-1 Step 1: Base Clocks

5.3 Step 2: PLL Clocks

In step 2, there are PLL and PLL2 available to be configured.

5.3.1 PLL Part

The user can input his expectation value to PLL frequency. All the possible candidates sorted by the inaccuracy will be listed in the table. If the expected clock input is not in the table, please **increase the inaccuracy** or change the expectation value of PLL frequency to another value. Move the mouse into the table and choose one of checkboxes. The clock of PLL will be shown below the table. Note that all the manipulations will update the content of clock registers simultaneously (referring to Figure 5-2).

Chip Series: NUC400
 Part No. NUC442JG8AE(LQFP144)

Base Clocks | PLL

Enable Disable PLL: 84 MHz ±0%

	BP	PLLREMAP	PLLCTL[15:0]	Input	Real Output	Inaccuracy
<input checked="" type="checkbox"/>	0	0	0x8228	HXT	84.0000MHz	0.0000%
<input type="checkbox"/>	0	0	0x401A	HXT	84.0000MHz	0.0000%
<input type="checkbox"/>	0	0	0x801A	HXT	84.0000MHz	0.0000%
<input type="checkbox"/>	0	0	0x4228	HXT	84.0000MHz	0.0000%

Showing 1 to 4 of 18 candidates 1 row selected Previous Next

The clock of PLL: 84MHz

Enable Disable PLL2: 240 MHz / PLL480M: 480MHz

The clock of PLL2: 240MHz

Next Step

Figure 5-2 Step 2: PLL Clocks (PLL Part)

5.3.2 PLL2 Part

The user can input his expectation to PLL2. The clock of PLL2 will be calculated and shown below the input of PLL2 (referring to Figure 5-3).

Chip Series: NUC400
Part No.: NUC442JG8AE(LQFP144)

Base Clocks | **PLL**

Enable **Disable** PLL: 84 MHz ±0%

	BP	PLLREMAP	PLLCTL[15:0]	Input	Real Output	Inaccuracy
<input checked="" type="checkbox"/>	0	0	0x8228	HXT	84.0000MHz	0.0000%
<input type="checkbox"/>	0	0	0x401A	HXT	84.0000MHz	0.0000%
<input type="checkbox"/>	0	0	0x801A	HXT	84.0000MHz	0.0000%
<input type="checkbox"/>	0	0	0x4228	HXT	84.0000MHz	0.0000%

Showing 1 to 4 of 18 candidates 1 row selected Previous Next

The clock of PLL: 84MHz

Enable **Disable** PLL2: 240 MHz / PLL480M: 480MHz

The clock of PLL2: 240MHz

Next Step

Figure 5-3 Step 2: PLL Clocks (PLL2 Part)

5.4 Step 3: HCLK/PCLK

In step 3, the feasible clock sources and HCLK's divider will be drawn in the diagram used to configure HCLK. The user can choose one of clock sources by moving the mouse into the diagram and directly clicking on the expected clock source (referring to Figure 5-4). The chosen one will be highlighted with an India red color.

NuTool - ClockConfigure

Chip Series: NUC400

Part No. NUC442JG8AE(LQFP144)

Base Clocks | PLL | **HCLK/PCLK**

Clock Registers
 AHBCLK:0x00000005
 APBCLK0:0x00000001
 APBCLK1:0x00000000
 CLKDIV0:0x00000000
 CLKDIV1:0x00000000
 CLKDIV2:0x00000000
 CLKDIV3:0x00000000
 CLKDIV4:0x00000000
 CLKDIV5:0x00000000
 CLKDIV6:0x00000000
 CLKDIV7:0x00000000
 CLKDIV8:0x00000000
 CLKDIV9:0x00000000
 CLKDIV10:0x00000000
 CLKDIV11:0x00000000
 CLKDIV12:0x00000000
 CLKDIV13:0x00000000
 CLKDIV14:0x00000000
 CLKDIV15:0x00000000
 CLKDIV16:0x00000000
 CLKDIV17:0x00000000
 CLKDIV18:0x00000000
 CLKDIV19:0x00000000
 CLKDIV20:0x00000000
 CLKDIV21:0x00000000
 CLKDIV22:0x00000000
 CLKDIV23:0x00000000
 CLKDIV24:0x00000000
 CLKDIV25:0x00000000
 CLKDIV26:0x00000000
 CLKDIV27:0x00000000
 CLKDIV28:0x00000000
 CLKDIV29:0x00000000
 CLKDIV30:0x00000000
 CLKDIV31:0x00000000
 CLKSEL0:0x0033053F
 CLKSEL1:0xB37777FF
 CLKSEL2:0x00333333
 CLKSEL3:0x000F0FFF
 PLL2CTL:0x00000100
 PLLCTL:0x00008228
 PWRCTL:0x0000001F
 SYST_CSR:0x00000000

HXT: 12MHz
 LXT: 32.768kHz
 PLL: 84MHz
 LIRC: 10kHz
 PLL2: 240MHz
HIRC: 22.1184MHz

$1/(HCLKDIV: 0 + 1) \rightarrow HCLK$

The clock of HCLK: 22.1184MHz

HCLK
 HCLK/2

PCLK

The clock of PCLK: 22.1184MHz

Next Step

Figure 5-4 Step 3: Choosing the Clock Source of HCLK

To configure the value of HCLK’s divider, move the mouse into the diagram and click on the divider region. A dialog will pop up to allow the user to input a value to HCLK’s divider (referring to Figure 5-5). For instance, we input 0 to HCLKDIV. After pressing the confirm button, the clock of HCLK will be calculated and shown below the diagram. In this case, it would be 22.1184MHz.




Figure 5-5 Step 3: Setting a Value to HCLK’s Divider

Similarly, the process of configuring PCLK requires the user’s decision for its clock source, such as HCLK or HCLK/2. For instance, we choose HCLK. The clock of PCLK will be shown below the PCLK’s diagram. In this case, it would be 22.1184MHz.

5.5 Step 4: Modules

In the final step, there are two ways to configure modules, i.e. ClockTree and Module Diagram.

5.5.1 ClockTree

In ClockTree, the user can enable or disable modules by double-clicking on the corresponding nodes of the ClockTree. In addition, dragging a node into one of the blue nodes can change its clock source (referring to Figure 5-6). The red connection line means that the module belongs to the target clock source. Only when the red connection line appears, the new change of the clock source could happen after dropping the node. However, the user is unable to configure the divider of any module here. The operation is allowed in the Module Diagram. Besides, double-clicking on the background of ClockTree can review the configured report mentioned in Section 6.4.1.




Figure 5-6 Step 4: Dragging UART0 Node into HXT Node

5.5.2 Module Diagram

When the module is enabled, single-clicking on the node can show the module diagram. The manipulation of module diagram is the same as HCLK diagram mentioned in Section 5.4.




Figure 5-7 Step 4: UART0 Diagram

5.6 Multi-way Configuring

For some reason, the user could want to change prior settings in the middle of making the configuration. For instance, after completing the earlier configuration, suddenly we want to disable HIRC. At the moment, a warning dialog pops up to ask if the user would like to continue it since the modification will influence the entire configuration (referring to Figure 5-8). If the user answers ‘No’, HIRC will be still enabled. If the user answers ‘Yes’, all the entire configuration will be updated automatically. When we answer “Yes” and switch to the step 3 and 4, we will find that the clock source of HIRC is disabled in the diagram of HCLK and UART0. The above mechanism is called as “multi-way configuring”. It means the user can change the configuration at any time.




Figure 5-8 “Multi-way Configuring” Dialog Box

6 TOOLBAR

6.1 Switch the Left Panel

To show the select field and the Clock Registers TreeView, click the **Switch the Left Panel**  button on the toolbar.

6.2 Load Configuration

The user can browse the previously saved configuration files (*.cfg) and select one of them to restore the configured MCU chip. To load the configuration, click the **Load Configuration**  button on the toolbar, select the directory preserving the expected configuration file and click the Open button.

6.3 Save Configuration

To save the current configuration, take the following steps:

1. Click the **Save Configuration**  button on the toolbar.
2. Browse a user-defined location and give a proper name to the configuration file (*.cfg).
3. Click the Save button. The current configuration will be saved as a .cfg file with a given name. The configuration file can be used to restore the configured MCU chip in the future.


Note: By changing the file extension name from .cfg to .ncfg, you also can load it with the latest tool.

6.4 Generate Code

To generate code to be included into the developing projects, click the **Generate Code**  button on the toolbar.

6.4.1 Review Report

To review the configured report in the final step (Modules), click on the check box of Review Report in the Generate Code dialog. From there, the user can obtain the configured information.



The screenshot shows the 'Generate Code' dialog box overlaid on the main configuration interface. The main interface displays PLL and APLL settings with candidate tables. The 'Generate Code' dialog contains the following table:

Module	Bus Clock	Engine Clock
HXT	12MHz	
RTC32k	32.768kHz	
PLL	240MHz	
APLL	240MHz	
HCLK	12MHz	
PCLK	12MHz	
ROM	12MHz (HCLK)	
SPIIM	12MHz (HCLK)	
SRAM23	12MHz (HCLK)	

Below the table, the 'Review Report' checkbox is checked and highlighted with a red box. A 'Confirm' button is located at the bottom right of the dialog.

Figure 6-1 Reviewing Report

6.5 Connect to Chip

To automatically complete setting each step by reading values from the chip, please first select the expected chip series and Part No. you want to connect to and click the **Connect to Chip**  button on the toolbar after connecting to the target chip by usb,

6.6 Return to Default Settings

To return to Default Settings, click the **Return to Default Settings**  button on the toolbar.

6.7 Switch Clock Tree

To show the clock tree which only contains the enabled modules, click the **Switch Clock Tree**  button on the toolbar. As a result, a compact tree will show up.




Figure 6-2 Compact Tree

6.8 Disable All Enabled Modules

To disable all enabled modules, click the **Disable All Enabled Modules**  button on the toolbar.

6.9 Settings

To select UI language, click the **Settings**  button on the toolbar. There are three languages supported in the application, including English, Simplified Chinese, and Traditional Chinese.




Figure 6-3 “Settings” Dialog Box

Note: UI language selection is not supported in the Visual Studio Code version.

6.10 Read User Manual

To read this user manual, click the **Read User Manual**  button on the toolbar.

7 REVISION HISTORY

Date	Revision	Description
2026.01.05	1.14	Support Visual Studio Code.
2023.09.20	1.08	1. Support Connect to Chip function. 2. Update UI.
2016.09.30	1.00	Initially released.

Important Notice

Nuvoton Products are neither intended nor warranted for usage in systems or equipment, any malfunction or failure of which may cause loss of human life, bodily injury or severe property damage. Such applications are deemed, “Insecure Usage”.

Insecure usage includes, but is not limited to: equipment for surgical implementation, atomic energy control instruments, airplane or spaceship instruments, the control or operation of dynamic, brake or safety systems designed for vehicular use, traffic signal instruments, all types of safety devices, and other applications intended to support or sustain life.

All Insecure Usage shall be made at customer’s risk, and in the event that third parties lay claims to Nuvoton as a result of customer’s Insecure Usage, customer shall indemnify the damages and liabilities thus incurred by Nuvoton.

*Please note that all data and specifications are subject to change without notice.
All the trademarks of products and companies mentioned in this datasheet belong to their respective owners.*