| CMSIS-Core (Cortex-A) CMSIS-Core support for Cortex-A processor-based devices |

Loading...
Searching...
No Matches
Functions
TLB maintenance operations
Core Register Access

This section describes the TLB operations that are implemented on all Armv7-A implementations. More...

## Functions
__STATIC_FORCEINLINE void | __set_TLBIALL (uint32_t value)
| Set TLBIALL.

## Description

This section describes the TLB operations that are implemented on all Armv7-A implementations.

TLB maintenance operations provide a mechanism to invalidate entries from a TLB.

Consider using Memory Management Unit Functions instead of raw register usage.

## Function Documentation

## ◆ __set_TLBIALL()

__STATIC_INLINE void __set_TLBIALL | ( | uint32_t | value | ) |

Set TLBIALL.

TLB Invalidate All

This function invalidates entire unified TLB.