Application Note for 32-bit NuMicro[™] Family

Document Information

Abstract	This document introduces how to use the NUC980 series and describes the minimum hardware resources required to develop a basic system.
Apply to	NUC980 Series

The information described in this document is the exclusive intellectual property of Nuvoton Technology Corporation and shall not be reproduced without permission from Nuvoton.

Nuvoton is providing this document only for reference purposes of NuMicro microprocessor based system design. Nuvoton assumes no responsibility for errors or omissions.

All data and specifications are subject to change without notice.

For additional information or questions, please contact: Nuvoton Technology Corporation.

www.nuvoton.com

Table of Contents

1	POWER SUPPLIES	6
	1.1 Power Supply Scheme	6
	1.1.1NUC980 Power Scheme	7
	1.2 Power Operating Modes	7
	1.3 DC Electrical Characteristics	9
	1.4 RTCVDD	11
	1.4.1RTC Power Backup & Power Saving	11
2	RESET	12
	2.1 POR	
	2.2 nRST	15
	2.3 WDT	16
	2.4 LVR	17
3	POWER SEQUENCE	18
	3.1 Power-on Sequence	
	3.1.1Condition-1	
	3.1.2Condition-2	19
	3.2 Power-down Sequence	20
4	POWER ON SETTING	21
5	CLOCK	25
	5.1 External Crystal Sources	25
	5.2 HXT, High Speed XTAL 12MHz	
	5.3 LXT, Low Speed XTAL 32.768 KHz	27
c		20
0	EXTERNAL BUS INTERFACE (EBI)	
	6.1 EBI Block Diagram	
	6.2 EDI FIII Configuration	
	0.3 EDI CONNECTIVITY	
7	SAR_ADC	32
	7.1 ADC Features	

	7.2 ADC Selection of Input Signals	
	7.3 Selection of Reference Voltage	
	7.4 ADC Characteristics	
	7.5 Typical Connection and Application Note	
8	USB	37
	8.1 USB Termination	
	8.2 USB REXT and USB Power	
	8.3 PCB Layout Considerations	41
	8.3.1Lavout Guidelines	41
	8.3.2Through Hole Consideration for D+ and D-	43
	8.3.3USB Full Speed Signal Trace for D+ and D	43
	8.3.4USB High Speed Trace Spacing	44
	8.3.5High Speed USB Trace Length	45
	8.3.6PCB Stacking for USB	45
	8.3.8 FMI - Common Mode Chokes	40
	8.3.9USB ESD solution	
9	ETHERNET	50
-	9.1 RMII PHY layout guideline (refer to IC+ IP101G design guide)	
	9.2 Power and Ground	52
	9.3 Trace Routing	
	0.2.1 Avoid right angle signal trace	E2
	9.3.2 For Tx+/- Rx+/- traces	
	9.3.3For W & W' need better isolation, ex: shielding with GND	
	9.3.4Never running noisy digital signals in parallel with TX+/- and RX+/	54
	9.3.5Keep the distance between Tx+/- & Rx+/- differential pairs for good isolation	55
	9.4 Better Analog Performance	57
	9.5 ESD Protecting	57
10	CAPTURE SENSOR INTERFACE	58
	10.1 Pin Configuration	
	10.2 Reference Connection	
	10.3 PCB Design Considerations	60
11		67
11		
	11.2 QSPI Reference Connection	62
	11.3 PCB Layout Considerations for QSPI Flash	63
	11.3.1 Power Supply Decoupling	63
	11.3.2 Clock Signal Routing	63 64

	11.3.4 Recommendations	64
12	2 CONTROLLER AREA NETWORK (CAN) INTERFACE	65
	12.1 Pin Configuration	65
	12.2 Reference Connection	
	12.3 CAN BUS Layout Recommendations	67
13	3 FMI NAND & SD/EMMC INTERFACES	68
	13.1 Pin Configuration	
	13.2 FMI Reference Connection	70
	13.3 General PCB Signal Routing Guidelines	71
14	I I ² C, SPI & I ² S INTERFACES	72
	14.1 Pin Configuration	72
	14.2 Reference Connection	74
	14.3 PCB Layout Considerations	77
	14.3.1 I ² C	77
	14.3.2 SPI 14.3.3 I ² S	77 77
15	5 UART & SMART CARD INTERFACE (ISO/IEC 7816-3)	78
	15.1 Pin Configuration	78
	15.2 Reference Connection	82
16	S REFERENCE SCHEMATIC	85
	System Block Diagram	
	GPIO Pin Assignment List	
	System Power Supply	
	NUC980 Main Chip	
	NUC980 Main Chip Power CAP Filter	88
	NUC980 Main Chip Power CAP Filter RESET, Power-ON Setting, XTAL & Debugging	
	NUC980 Main Chip Power CAP Filter RESET, Power-ON Setting, XTAL & Debugging NAND Flash	
	NUC980 Main Chip Power CAP Filter RESET, Power-ON Setting, XTAL & Debugging NAND Flash Ethernet RMII PHY + RJ45	88
	NUC980 Main Chip Power CAP Filter RESET, Power-ON Setting, XTAL & Debugging NAND Flash Ethernet RMII PHY + RJ45 I ² C Interface	88 89 90 91 92 93
	NUC980 Main Chip Power CAP Filter RESET, Power-ON Setting, XTAL & Debugging NAND Flash Ethernet RMII PHY + RJ45 I ² C Interface LED indication	88 89 90 91 92 93 93
	NUC980 Main Chip Power CAP Filter RESET, Power-ON Setting, XTAL & Debugging NAND Flash Ethernet RMII PHY + RJ45 I ² C Interface LED indication UART Interface	88
	NUC980 Main Chip Power CAP Filter RESET, Power-ON Setting, XTAL & Debugging NAND Flash Ethernet RMII PHY + RJ45 I ² C Interface LED indication UART Interface SPI Interface	88 89 90 91 92 93 93 94 95 96

ISB1.1 FS HOST lite

1 Power Supplies

This section describes design considerations related to the NUC980 series power supply scheme and power operating modes.

1.1 Power Supply Scheme

The NUC980 series should be supplied by a stabilized power; VDD33, VDD12, MVDD, AVDD, RTCVDD, USB0_VDD, USB1_VDD, USBPLL0, USBPLL1 and PLLVDD

Some points need to take care when using these power rails:

- VIO_VDD pin must be powered by 3.3V±10% and with external decoupling capacitors. (place one 0.1uF capacitor for each VDD33 pin is recommended)
- VCORE_VDD pin must be powered by 1.2V±10% and with external decoupling capacitors. (place one 0.1uF with MLCC and one buck 10uF with Tantalum capacitor for each VDD12 pin is recommended)
- MVDD pin must be powered by 1.8V±0.1V and with external decoupling capacitors. (place one 0.1uF with MLCC and one buck 10uF with Tantalum capacitor for each MVDD pin is recommended)
- AVDD pin must be powered by 3.3V±10% and with external decoupling capacitors. (place one 0.1uF capacitor and a buck 10uF capacitor for each AVDD pin is recommended)
- RTCVDD is an independent power domain, it can be powered by 3.6V~2.0V and place with a 0.1uF decoupling capacitor.
- PLLVDD is a phase lock loop power pin which should be supplied by 1.2V±10% and with external decoupling capacitors. (place one 0.1uF capacitor and a buck 10uF capacitor is recommended)
- ◆ USB0VDD is USB port 0 PHY power pin which should be supplied by 3.3V±10% and with external decoupling capacitors. (place one 0.1uF capacitor and one buck 10uF capacitor is recommended)
- USB0PLLVDD is USB port 0 core power pin which should be supplied by 1.2V±10% and with external decoupling capacitor. (place one 0.1uF capacitor and one buck 10uF capacitor is recommended)
- ◆ USB1VDD is USB port 1 PHY power pin which should be supplied by 3.3V±10% and with external decoupling capacitors. (place one 0.1uF capacitor and one buck 10uF capacitor is recommended)
- ◆ USB1PLLVDD is USB port 1 core power pin which should be supplied by 1.2V±10% and with external decoupling capacitor. (place one 0.1uF capacitor and one buck 10uF capacitor is recommended)

1.1.1 NUC980 Power Scheme



Figure 1-1 Power Supply Scheme

1.2 Power Operating Modes

The NUC980 provides power management scenarios, including Power-down, Idle and Normal Operating modes, to manage the power consumption. The peripheral clocks can be Enabled/Disabled individually by controlling the corresponding bit in CLKSEL control register. User can turn-off the unused modules' clock for power saving.

- Normal mode: In this mode, CPU run normally and clocks of all functionalities are on. The clock frequency of CPU, DRAM, AHB peripherals and APB peripherals are 300 MHz, 150 MHz, 150 MHz and 75 MHz, respectively.
- ◆ Idle mode: When CPU is not busy, user can put ARM926EJ-S[™] processor into a lowpower state by the wait for interrupt instruction. In this mode, the clocks of all functionalities are on. The clock frequency of DRAM, AHB peripherals and APB peripherals are 150 MHz, 150 MHz and 75 MHz.
- Power-down mode: In this mode, all clocks (clocks for all functionalities, CPU and the HXT (12 MHz) stop, except LXT (32.768 kHz), with SRAM retention.
 The mechanisms shown below could wake chip up from Power-down mode:
 - 1. EINT0, EINT1, EINT2 or EINT3 (External Interrupt) pin toggled.
 - 2. GPIO pin toggled.
 - 3. Timer 0/1/2/3/4/5 timeout or capture interrupt is active.
 - 4. WDT time-out interrupt is active.

- 5. RTC alarm or relative alarm interrupt is active.
- 6. UART 0/1/2/3/4/5/6/7/8/9
 - UARTx_nCTS pin toggleed (x is 0, 1, 2, 3, 4, 5, 6, 7, 8 or 9).
 - UARTx_RXD pin goes low level (x is 0, 1, 2, 3, 4, 5, 6, 7, 8 or 9).
 - Received data FIFO reached threshold.
 - Received data FIFO threshold time-out.
 - RS-485 address match (AAD Mode).
- 7. I^2C slave mode address match.
- 8. EMAC 0/1 received a Magic Packet.
- 9. HSUSBD detected a VBUS change event or USB bus RESET/RESUME event.
- 10. USB 1.1 Full Speed host controller detected a connect/dis-connect/remote-wakeup event.
- 11. CANx_RXD pin goes low level (x is 0, 1, 2 or 3).
- 12. SDH detected card pulg/un-plug event or SDIO card interrupt.



Figure 1-2 Power Operating Modes

1.3 DC Electrical Characteristics

	G		Specif	fication		
Parameter	Sym.	MIN.	TYP.	Max.	Unit	Test Conditions
Core Operation voltage	V _{DD12}	1.14	1.2	1.32	V	
I/O Operation Voltage	V _{DD33}	2.97	3.3	3.63	v	
Memory I/O Operation Voltage for DDR or DDR2	$MV_{DD(1)}$	1.70	1.8	1.90	v	
Memory I/O Operation Voltage for SDR Type SDRAM	$MV_{DD(2)}$	2.97	3.3	3.63	v	
Battery Operation Voltage	V _{BAT33}	2.0	3.3	3.63	v	
USB Operation Voltage (1)	V_{USB0_VDD12} V_{USB1_VDD12}	1.14	1.2	1.32	v	
USB Operation Voltage (2)	$V_{\rm USB0_VDD33}$ $V_{\rm USB1_VDD33}$	2.97	3.3	3.63	V	
Power Ground	V _{SS} AV _{SS}	-0.3			v	
Analog Operating Voltage	AV_{DD33}	2.97	3.3	3.63	v	
Analog Reference Voltage	AVref	0		AV _{DD33}	v	
	I _{VDD12}		150		mA	$V_{DD12} = 1.2V$
	I_{MVDD_1}		50		mA	$MV_{DD} = 1.8V$
	$I_{USB0_VDD12_1}$		7.5		mA	$V_{DD33} = 5.5 V$ TA = 25°C, F _{OSC} = 12 MHz
Current Consumption of Normal Operating Mode 1	$I_{USB1_VDD12_1}$		7.5		mA	Frequency of CPUCLK/DDR_CLK is 300/150 MHz
	$I_{USB0_VDD33_1}$		35		mA	All IPs on, all GPIO are input with
	$I_{USB1_VDD33_1}$		35		mA	pull-up.
	I_{VBAT33_1}		100		uA	
	$I_{\rm STDBY_VDD12}$		3		mA	$V_{DD12} = 1.2V$
	$I_{\rm STDBY_MVDD}$		6		mA	$MV_{DD} = 1.8V$
	$I_{\rm STDBY_VDD33}$		5		μΑ	$V_{\rm DD33}=3.3V$
	I _{STDBY_USB0_VDD33}		0		μΑ	$V_{\rm USB0_VDD33} = 3.3V$
Current Consumption of Power Down Mode	I _{STDBY_USB1_VDD33}		0		μΑ	$V_{USB1_VDD33} = 3.3V$
	$I_{\rm STDBY_USB0_VDD12}$		2.5		μΑ	$V_{USB0_VDD12} = 1.2V$
	I _{STDBY_USB1_VDD12}		2.5		μΑ	$V_{USB1_VDD12} = 1.2V$
	I _{STDBY_AVDD33}		25		μΑ	$AV_{DD33} = 3.3V$
	I _{STDBY_VBAT33}		100		μΑ	$V_{BAT33} = 3.3V$

Table 1-3 DC electrical characteristics

Donomotor	Sym.		Specif	ication	Tost Conditions	
rarameter		MIN.	TYP.	Max.	Unit	Test Conditions
System Power Off & RTC V_{BAT33} Power only	I _{VBAT33}		10		uA	

1.4 RTCVDD

NUC980 series is built-in a Real Time Clock (RTC) which is operated by the independent power supply while the system power is off. The RTC uses a 32.768 KHz external crystal.

This section will describe that design considerations related to the RTCVDD.

1.4.1 RTC Power Backup & Power Saving

For some applications requiring operation with either an external power supply or a battery backup, it is recommend to implement with a simple diode OR circuitry as the below figure shown. The diode D1 prevents current from flowing into the CR2032 (3V) battery from LDO when the external power is supplied.

Low forward voltage Schottky diodes are used to minimize the voltage dropout from the diode and ensure that the LDO output will be a little higher than CR2032 (3V). This solution can save CR2302 BAT power life time and provided proper powered to RTCVDD.

When external power is removed and the voltage is dropping lower than VBAT, the CR2032 (3V) battery will start supplying power to NUC980.

To avoid RTCVDD power dropping causes RTC data loss by different power supply switching through diodes, at least place a 100nF capacitance to VBAT with C1.

The following shows the RTC backup power block diagram for design reference.



Figure 1.4 RTC Power Backup Block

2 RESET

Hardware Reset conditions can be issued by one of the below listed events. For these reset event flags can be read by RSTSTS register.

- Power-on Reset (POR).
- Low level on the nRESET Pin (nRST).
- ♦ Watch-dog time-out reset (WDT).
- Low voltage reset (LVR).

2.1 POR

NUC980 provides POR12 for Core power and POR33 for I/O power to guarantee low level logic output state during the first power up phase.

The Power on Reset (POR) function without external resistor or capacitor could reset the logic elements to their known state if power on slew rate was $\geq 1V/1us$. The reset signal may not be available if the power rising rate was too fast.

For detail behaviors and electrical characteristics, it could be refer to the following waveforms and tables.



Figure 2.1-1 POR12/ POR33 Block



Figure 2.1-2 Power-On Reset at POR12

SYMBOL	Description	Min.	Тур.	Max.	Unit	Condition
DVDD	Power Supply		1.2		V	
T _r	Power rising rate	1V/1us				
V _{rr}	Active level	0.63	0.76	0.86	V	 Power slew rate is 1.2V/20mS@25°C POR_ENB=0
T _{POR}	POR output low duration		4.25		uS	 Power DVDD(rise) at Vrr to POR(rise) at 1/2 DVDD (DVDD slew rate=1V/1uS) AVDD up to 3.3V@25°C

Table 2.1-1 POR12 Electrical Characteristics



Figure 2.1-3 Power-On Reset at POR33

SYMBOL	Description	Min.	Тур.	Max.	Unit	Condition
DVDD	Power Supply		3.3		V	
T _r	Power rising rate	1V/1us				
V _{rr}	Active level	1.65	1.83	2.0	V	 Power slew rate is 3.3V/20mS@25°C POR_ENB=0
T _{POR}	POR output low duration		5.2		uS	 Power AVDD(rise) at Vrr to POR(rise) at 1/2 AVDD (AVDD slew rate=1V/1uS) AVDD up to 3.3V@25 °C

Table 2.1-2 POR33 Electrical Characteristics

2.2 nRST

Except for typical R & C elements tied to nRST pin is necessary that we also suggest to adding an auxiliary circuit as the following figure to ensure that system robustness.

Note. About related components parameters use please refer to the below circuitry shows on.



Figure 2.2-1 nRST External CKT

Symbol	Parameter	Min.	Тур.	Max.	unit	Test Conditions
V _{ILR}	Negative going threshold (Schmitt input), nRESET	-	-	0.3*V _{DD}	V	$V_{DD33} = 3.3V$
V _{IHR}	Positive going threshold (Schmitt Input), nRESET	0.7*V _{DD}	-	-	V	$V_{DD33} = 3.3V$
R _{RST}	Internal nRESET pin pull up resistor	-	-	84	ΚΩ	 V_{DD33}=3.63V, apply /RESET pin Vin= 3.63V and measure the input current
TRS1						2. Reverse the current to Resistor value, R=V/I

Table 2.2-1 nRESET Characteristics

2.3 WDT

The purpose of Watchdog Timer (WDT) is to perform a system reset when system runs into an unknown state. This prevents system from hanging for an infinite period of time. Besides, this Watchdog Timer supports the function to wake-up system from Idle/Power-down mode.

- 20-bit free running up counter for WDT time-out interval
- Selectable time-out interval (24 ~ 220) and the time-out interval is 0.48828125ms ~ 32s if WDT_CLK = 32.768 kHz
- System kept in reset state for a period of (1 / WDT_CLK) * 63
- Supports selectable WDT reset delay period, including 1026

 130
 18 or 3 WDT_CLK reset delay period
- Supports to force WDT enabled after chip powered on or reset by setting WDTON (Power-on setting, SYS_PWRON [3]).
- Supports WDT time-out wake-up function only if WDT clock source is selected as LXT (32 KHz low-speed oscillator).

2.4 LVR

The Low Voltage Reset (LVR) and the Low Voltage Detector (LVD) both will generate logic high or logic low output for digital core once the monitored power, VDD, surpasses or falls below their detection level. The block diagram as Figure,

Symbol	Parameter	Min.	Тур.	Max	Unit	Test Conditions
V _{ADD33}	Operation Voltage	2.97	3.3	3.63	V	-
T _A	Temperature	-40	-	85	°C	-
V _{TH_LVD}	LVD Threshold Voltage	2.295	2.55	2.805	V	LVD_SEL (SYS_LVRDCR[9]) = 0
		2.475	2.75	3.025	V	LVD_SEL (SYS_LVRDCR[9]) = 1
$V_{\text{TH}_{LVR}}$	LVR Threshold Voltage	2.115	2.35	2.585	V	-

Table 2.4-1 Internal LVR/LVD Characteristics



Figure 2.4-1 LVR and LVD Timing Waveform

Note:

1. When testing the features of LVD/LVR detect levels, the power-up or power-down speed of VDD should be slower than 100mS/2V.

3 Power sequence

3.1 Power-on Sequence

3.1.1 Condition-1

If $T_{IO} \ge T_{MVDD} \ge T_{CORE}$, the time of delay gap between < 0.5mS is prefer.

Note.

- 1. The time of delay gap is meaning that timing between T_{IO} with T_{core} .
- 2. When the time of delay gap < 0.5mS could prevent that transient phenomenon while power-on.



Figure 3.1-1 RESET vs. Power-on Sequence (I)

3.1.2 Condition-2

If $T_{CORE} \ge T_{MVDD} \ge T_{IO}$, it is acceptable as the below waveform, the time of delay gap between < 1mS is prefer.

Note.

- 1. The time of delay gap is meaning that timing between T_{core} with T_{IO} .
- 2. The time of delay gap < 1mS is prefer although NUC980 have that protection for latchup prevention.



Figure 3.1-2 RESET vs. Power-on Sequence (II)

3.2 Power-down Sequence

The sequence doesn't care.

Note.

- 1. T_{CORE} represents VDD12 powered time for Core power
- T_{MVDD} represents MVDD powered time for MVDD power T_{IO} represents VDD33 powered time for I/O power 2.
- 3.

4 Power on setting

The power-on setting is used to configure the chip to enter the specified state when the chip is powered up or reset.

Since each pin of power on setting has an internal pulled-up resistor when in reset period. If the application needs to set the configuration to "0", the proper pull-down must be added resisters for corresponding configuration pins as the figure shown.



Figure 4.1-1 Power-on setting switch

Note:

- 1 = Open,
- 0 = Pulled down,
- PG [9:0] = SYS_PWRON[9:0]

Table 4-1 System Power-On Setting, S	SYS_PWF	RON[1:0] for Boo	oting Source Selection
--------------------------------------	---------	------------------	------------------------

Power-On Setting Pin	Description	Power-On Setting Register Bit
	Booting Sources Selection	
	00 = Boot from USB	
PG[1:0]	01 = Boor from SD/eMMC	SYS PWRON[1:0]
	• 10 = Boot from NAND Flash	
	 11 = Boot from SPI Flash (default) 	

Power-On Setting Pin	Description	Power-On Setting Register Bit
PG.2	QSPI0_CLK Frequency Selection • 0 = QSPI0_CLK = 30MHz • 1 = QSPI0_CLK = 50MHz (default)	SYS_PWRON[2]

Table 4-2 System Power-On Setting, SYS_PWRON[2] for SPI Booting Speed Selection

Table 4-3 System Power-On Setting, SYS_PWRON[3] for WDT RESET Enable/Disable

Power-On Setting Pin	Description	Power-On Setting Register Bit
PG.3	 Watchdog Timer (WDT) Enabled/Disabled Selection 0 = WDT Disabled. 1 = WDT Enabled.(default) 	SYS_PWRON[3]

Table 4-4 System Power-On Setting, SYS_PWRON[5:4] for Debugging

Power-On Setting Pin	Description	Power-On Setting Register Bit
PG.4	 JTAG Interface Selection 0 = PA[6:2] used as JTAG interface. 1 = PG[15:11] used as JTAG interface. (default) 	SYS_PWRON[4]
PG.5	 UART 0 Debug Message Output ON/OFF Selection 0 = UART0 (PF[12:11]) debug message output ON. 1 = UART0 (PF[12:11]) debug message output OFF. (default) 	SYS_PWRON[5]

Power-On Setting Pin	Description	Power-On Setting Register Bit
PG[7:6]	 NAND Flash Page Size selection 00 = NAND Flash page size is 2KB. 01 = NAND Flash page size is 4KB. 10 = NAND Flash page size is 8KB. 11 = Ignore Power-On Setting. (default) 	SYS_PWRON[7:6]
PG[9:8]	 Miscellaneous Configuration When Boot from NAND Flash, the PG[9:8] defines the ECC type as below 00 = ECC is BCH T8 01 = ECC is BCH T12 10 = ECC is BCH T24 11 = Ignore power-on setting (default) 	SYS_PWRON[9:8]

Table 4-5 System Power-On Setting, SYS_PWRON[9:6] for NAND Type Selection

Table 4-6 System Power-On Setting for MISC. type selection

Power-On Setting Pin	Description	Power-On Setting Register Bit
	Miscellaneous Configuration	
PG[9:8]	When Boot from SD/eMMC, the PG[9:8] defines the SD0/eMMC0 or SD1/eMMC1 used as the booting source.	
	 11 = SD0/eMMC0 (GPC group) used as the booting source. 	
	 Others = SD1/eMMC1 (GPF group) used as the booting source 	
	When Boot from SPI Flash, the PG[9:8] defines the SPI flash type and data width.	SYS_PWRON[9:8]
	• 00 = SPI-NAND flash with 1-bit mode.	
	• 01 = SPI-NAND flash with 4-bit mode.	
	• 10 = SPI-NOR flash with 4-bit mode.	
	 11 = SPI-NOR flash with 1-bit mode. (default) 	

Power-On Setting Pin	Description	Power-On Setting Register Bit
	USB Port 0 Role Selection	
USB0_ID	 0 = USB Port 0 act as a USB host 	SYS_PWRON[16]
	 1 = USB Port 0 act as a USB device (default) 	

Table 4-7 System Power-On Setting for USB port0 Host/Device Selection

Note. USB0_ID pin has an internal pull-up with 50K Ω around.

•

5 Clock

The clock controller generates all clocks for CPU, system bus, AHB masters and all APB IP functionalities. NUC980 includes two PLL modules. Each functionality clock source comes from the PLL or from the external crystal input directly.

For each clock there is a bit on the CLKEN register to control the clock ON or OFF individually, and the divider setting is in the CLK_DIVCTL register. The register can also be used to control the clock enable or disable for power control.

This section describes that design considerations with CLK oscillation installation.

5.1 External Crystal Sources

There are two external clock sources for the NUC980 series:

- 1. HXT, external 12 MHz high speed crystal input for PLL precise timing operation.
- 2. LXT, external 32.768 kHz low speed crystal input for RTC function and low speed clock source.

The oscillators of 12MHZ CLK and RTC_32K are connected with a quartz X'tal and two capacitors externally.



Figure 5.1-1 Crystal Oscillator Circuit

- Cin, Cout: External capacitors
- ♦ Rf: feedback resistor
- ♦ X'tal: External X'tal

The external crystal oscillator and two capacitors are connected to the pad "Xin" and pad "Xout". The capacitance value of the two capacitors may be adjustment by different crystal oscillator characteristic.

5.2 HXT, High Speed XTAL 12MHz

C1 and C2 should use high-quality ceramic capacitors, usually C1 with C2 have same value by symmetry. Here, C1/C2 using 15 pF is recommended for resonating with low ESR (≤ 50 Ω) 12MHz crystal and the crystal's CL is 12pF around.

Typically, PCB layout and NUC980 package capacitances should be calculation, the capacitance can estimate be 2pF around if PCB was 4-layers with FR4 material. Layout should make sure that crystal, C1/C2 and related components place together to close NUC980 XTAL_IN pin and XTAL_OUT pin ASAP to get that optimum performance and stability.

About C1/C2 value calculation for detail please refer the application note of "NUC980 XTAL CL design note".



Figure 5.2-1 12MHz Crystal Oscillator Circuit

Table 5.2-1 12MHz C1/C2 reference value

Crystal	ESR (ohm)	C1, C2 (pF)	Condition
12 MHz	≤50	15	Assume that: 1. XTAL CL=12pF 2. PCB layout CL=2pF

5.3 LXT, Low Speed XTAL 32.768 KHz

About RTC 32.768KHz oscillation circuit that C1 and C2 are recommended to use highquality ceramic capacitors. Usually C1 with C2 have same value by symmetry. Using 15 pF is recommended for resonating with 32.768KHz crystal.

For getting that accuracy 32.768KHz, typical engineer can operate the timer counter machine to calibrate C1/C2 value or alternative use software method that adjust NUC980 RTC frequency compensation register for approach.

For PCB layout that XTAL, C1/C2 and related components must place them together to close NUC980 X32_IN pin and X32_out pin ASAP to get that optimum accuracy and stability.



Figure 5.3-1 32.768KHz Crystal Oscillator Circuit

Table 5.3-1	32.768KHz C	1 & C2 Rec	ommend	Value
1 4010 5.5 1	52.700mmL C	$1 \approx 02 \mod$	ommenia	, and

Board Parameter	Symbol	Value
RTC_IN, RTC_OUT Capacitance	C1, C2	15pf

6 External Bus Interface (EBI)

The EBI supports 8-/16-bit data width have three chip selects that can connect three external devices with different timing setting requirements.

EBI supports dedicated external chip select pin with polarity control for each bank, also supports accessible space up to 1 Mbytes for each bank, actually external addressable space is dependent on package pin out.

EBI bus can supports LCD interface i80 mode with PDMA, supports variable external bus base clock (MCLK) which based on HCLK.



6.1 EBI Block Diagram

Figure 6.1-1 EBI Block Diagram

6.2 EBI Pin Configuration

	EBI_ADDR0	PG.0	MFP1	0	EBI address bus bit 0.
	EBI_ADDR1	PG.1	MFP1	0	EBI address bus bit 1.
	EBI_ADDR2	PG.2	MFP1	0	FDL address hus hit 2
		PB.2	MFP1	0	EBI address bus bit 2.
	EBI_ADDR3	PG.3	MFP1	0	EBI address bus bit 3.
	EBI_ADDR4	PG.6	MFP1	0	EBI address bus bit 4.
	EBI_ADDR5	PG.7	MFP1	0	EBI address bus bit 5.
	EBI_ADDR6	PG.8	MFP1	0	EBI address bus bit 6.
	EBI_ADDR7	PG.9	MFP1	0	EBI address bus bit 7.
	EBI_ADDR8	PA.12	MFP1	0	EBI address bus bit 8.
	EBI_ADDR9	PA.11	MFP1	0	EBI address bus bit 9.
	EBI_ADDR10	PA.10	MFP1	0	EBI address bus bit 10.
	EBI_ADDR11	PB.8	MFP1	0	EBI address bus bit 11.
	EBI_ADDR12	PG.5	MFP1	0	EBI address bus bit 12.
EDI		PB.0	MFP1	0	
	EBI_ADDR13	PA.13	MFP1	0	EBI address bus bit 13.
		PB.6	MFP1	0	
	EBI_ADDR14	PA.14	MFP1	0	EPL addraga hug bit 14
		PB.4	MFP1	0	EDI address bus bit 14.
	EBI_ADDR15	PB.7	MFP1	0	EBI address bus bit 15.
	EBI_ADDR16	PB.5	MFP1	0	EBI address bus bit 16.
	EBI_ADDR17	PB.1	MFP1	0	EBI address bus bit 17.
		PG.4	MFP1	0	EPL address bus bit 19
	EBI_ADDR 10	PB.3	MFP1	0	EDI address bus bit To.
	EBI_ADDR19	PA.15	MFP1	0	EBI address bus bit 19.
		PG.10	MFP1	I/O	
	EBI_DATA0	PC.0	MFP1	I/O	EBI data bus bit 0.
		PB.13	MFP8	I/O	
	EBI_DATA1	PC.1	MFP1	I/O	EPI data hua hit 1
		PD.12	MFP8	I/O	

Table 6-2 EBI pin-list

EBI_DATA2	PC.2	MFP1	I/O	EPL data hua hit 2
	PD.13	MFP8	I/O	EDI Udid DUS DILZ.
EBI_DATA3	PC.3	MFP1	I/O	ERI data buc bit 2
	PD.14	MFP8	I/O	EDI UALA DUS DIL 3.
EBI_DATA4	PC.4	MFP1	I/O	EPI data hua hit 4
	PD.15	MFP8	I/O	EDI Uala DUS DIL 4.
	PC.5	MFP1	I/O	ERI data buc bit 5
EBI_DATA5	PF.0	MFP8	I/O	EDI Gala DUS DIL 5.
	PC.6	MFP1	I/O	EPI data hua hit 6
EBI_DATA0	PF.1	MFP8	I/O	EDI UALA DUS DIL O.
	PC.7	MFP1	I/O	FDI data hua hit 7
EDI_DATA/	PF.2	MFP8	I/O	EDI data dus dit 7.
	PC.8	MFP1	I/O	FBL data hua hit 9
EDI_DATA6	PF.3	MFP8	I/O	EDI dala dus dil 6.
	PC.9	MFP1	I/O	FRI data hua hit 0
EBI_DATA9	PF.4	MFP8	I/O	EDI data dus dit 9.
EBI_DATA10	PC.10	MFP1	I/O	EBI data bus bit 10.
	PF.5	MFP8	I/O	
EBI_DATA11	PC.11	MFP1	I/O	EBI data bus bit 11.
	PF.6	MFP8	I/O	
EBI_DATA12	PC.12	MFP1	I/O	EBL data hua hit 12
	PF.7	MFP8	I/O	EDI Udid DUS DIL 12.
	PC.13	MFP1	I/O	EPI data hua hit 12
EBI_DATATS	PF.8	MFP8	I/O	EDI UALA DUS DIL 13.
	PC.14	MFP1	I/O	EPI data hua hit 14
	PF.9	MFP8	I/O	EDI UALA DUS DIL 14.
	PC.15	MFP1	I/O	ERI data buc bit 15
	PF.10	MFP8	I/O	LDI data bus bit 13.
EBI_MCLK	PA.1	MFP2	0	EBI external clock output pin.
EBI_nCS0	PA.9	MFP1	0	EBI chip select 0 output pin.
EBI_nCS1	PA.6	MFP1	0	EBI chip select 1 output pin.
EBI_nCS2	PA.1	MFP1	0	EBI chip select 2 output pin.
EBI_nRE	PA.8	MFP1	0	EBI read enable output pin.
	EBI_DATA2 EBI_DATA3 EBI_DATA4 EBI_DATA5 EBI_DATA6 EBI_DATA7 EBI_DATA8 EBI_DATA9 EBI_DATA10 EBI_DATA11 EBI_DATA12 EBI_DATA13 EBI_DATA14 EBI_DATA15 EBI_DATA14 EBI_DATA15 EBI_NCLK EBI_NCS1 EBI_NRE	PC.2PD.13PD.13PD.13PD.13PD.14PD.14PD.14PD.14PD.14PD.15PD.15PD.15PF.0PF.0PF.1PC.6PF.1PF.2PF.2PF.2PF.2PF.3PF.3PF.3PF.3PF.4PF.3PF.4PF.3PF.4PF.3PF.3PF.4PF.3PF.4PF.3PF.3PF.3PF.4PF.3 <t< td=""><td>PC.2MFP1PD.13MFP3PD.13MFP3PD.14MFP3PD.14MFP3PD.14MFP3PD.15MFP3PD.15MFP3PD.15MFP3PBI_DATA4PC.6PF.0MFP3PBI_DATA6PC.7PF.1MFP3PBI_DATA6PC.3PF.2MFP3PBI_DATA6PC.3PF.2MFP3PBI_DATA7PC.3PBI_DATA8PC.3PF.3MFP3PBI_DATA9PC.9PF.4MFP3PBI_DATA10PF.3PF.5MFP3PBI_DATA10PF.3PF.5MFP3PC.11MFP3PBI_DATA11PC.13PF.3MFP3PE3PC.13PF3PF.3PF3PF.3PF3PF.3PF3PF.3PF3PF.3PF3PF.3PF3PF.3PF3PF.3PF3PF.3PF3PF.3PF3PF.3PF3PF.3PF</td><td>PC.2MFP1I/OPD.13MFP8I/OPD.13MFP8I/OPBI_DATA3PC.3MFP1I/OPBI_DATA4PC.4MFP1I/OPBI_DATA4PC.4MFP1I/OPBI_DATA4PC.5MFP1I/OPBI_DATA5PC.6MFP1I/OPBI_DATA6PF.1MFP8I/OPBI_DATA6PF.1MFP8I/OPBI_DATA6PC.7MFP8I/OPBI_DATA7PC.8MFP1I/OPBI_DATA7PC.3MFP8I/OPBI_DATA8PC.3MFP8I/OPBI_DATA9PC.9MFP1I/OPBI_DATA10PC.9MFP1I/OPBI_DATA11PC.10MFP8I/OPBI_DATA12PC.12MFP8I/OPBI_DATA13PC.13MFP1I/OPBI_DATA13PC.13MFP1I/OPBI_DATA13PC.13MFP1I/OPBI_DATA13PC.14MFP8I/OPBI_DATA14PC.15MFP8I/OPBI_DATA13PC.14MFP8I/OPBI_DATA14PC.15MFP8I/OPBI_DATA15PC.15MFP1I/OPENMFP3MFP3I/OPBI_DATA14PA.1MFP3I/OPBI_DATA15PA.1MFP3I/OPBI_DATA15PA.1MFP3I/OPBI_DATA15PA.1MFP3I/OPBI_DATA15PA.1MFP3I/O</td></t<>	PC.2MFP1PD.13MFP3PD.13MFP3PD.14MFP3PD.14MFP3PD.14MFP3PD.15MFP3PD.15MFP3PD.15MFP3PBI_DATA4PC.6PF.0MFP3PBI_DATA6PC.7PF.1MFP3PBI_DATA6PC.3PF.2MFP3PBI_DATA6PC.3PF.2MFP3PBI_DATA7PC.3PBI_DATA8PC.3PF.3MFP3PBI_DATA9PC.9PF.4MFP3PBI_DATA10PF.3PF.5MFP3PBI_DATA10PF.3PF.5MFP3PC.11MFP3PBI_DATA11PC.13PF.3MFP3PE3PC.13PF3PF.3PF3PF.3PF3PF.3PF3PF.3PF3PF.3PF3PF.3PF3PF.3PF3PF.3PF3PF.3PF3PF.3PF3PF.3PF3PF.3PF	PC.2MFP1I/OPD.13MFP8I/OPD.13MFP8I/OPBI_DATA3PC.3MFP1I/OPBI_DATA4PC.4MFP1I/OPBI_DATA4PC.4MFP1I/OPBI_DATA4PC.5MFP1I/OPBI_DATA5PC.6MFP1I/OPBI_DATA6PF.1MFP8I/OPBI_DATA6PF.1MFP8I/OPBI_DATA6PC.7MFP8I/OPBI_DATA7PC.8MFP1I/OPBI_DATA7PC.3MFP8I/OPBI_DATA8PC.3MFP8I/OPBI_DATA9PC.9MFP1I/OPBI_DATA10PC.9MFP1I/OPBI_DATA11PC.10MFP8I/OPBI_DATA12PC.12MFP8I/OPBI_DATA13PC.13MFP1I/OPBI_DATA13PC.13MFP1I/OPBI_DATA13PC.13MFP1I/OPBI_DATA13PC.14MFP8I/OPBI_DATA14PC.15MFP8I/OPBI_DATA13PC.14MFP8I/OPBI_DATA14PC.15MFP8I/OPBI_DATA15PC.15MFP1I/OPENMFP3MFP3I/OPBI_DATA14PA.1MFP3I/OPBI_DATA15PA.1MFP3I/OPBI_DATA15PA.1MFP3I/OPBI_DATA15PA.1MFP3I/OPBI_DATA15PA.1MFP3I/O

EBI_nWE	PA.7	MFP1	0	EBI write enable output pin.
---------	------	------	---	------------------------------

6.3 EBI Connectivity

Follow the pin configuration table to connect the EBI bus to connector (as the below example circuitry) for external devices connectivity, such as SRAM, LCD...etc.



Figure 6.3.Example Circuitry for EBI devices connection

7 SAR_ADC

NUC980 series contains one 12-bit Successive Approximation Register analog-to-digital converter (SAR A/D converter) with 9 input channels. The ADC output coding is offset in binary, 1LSB=VREF/4096, the transfer characteristic is shown in Figure.



Figure 7.1-1 ADC Transfer Function

7.1 ADC Features

- Resolution: 12-bit resolution.
- ◆ DNL: +/-1.5 LSB, INL: +/-3 LSB.
- Data Rates: 200K SPS.
- Analog Input Range: VREF to AGND, could be rail-to-rail.
- Analog Supply: 2.7-3.6V.
- 8 Single-Ended analog inputs.
- Auto Power Down.

Group	Pin Name	GPIO	MFP	
	ADC_CH0	PB.0	MFP8	
	ADC_CH1	PB.1	MFP8	
	ADC_CH2	PB.2	MFP8	
	ADC_CH3	PB.3	MFP8	
ADC	ADC_CH4	PB.4	MFP8	
	ADC_CH5	PB.5	MFP8	
	ADC_CH6	PB.6	MFP8	
	ADC_CH7	PB.7	MFP8	
	AVREF	ADC_VREF	N/A	

Table 7.1-1 SAR_ADC interfaces pin-list

7.2 ADC Selection of Input Signals

IN_SEL[3:0]	Select ADC Analog Input Signal	Description
0000	ADC_CH0	ADC high speed input
		When HSPEED is set to high, it supports 600KS/S;
		When HSPEED is set to low, it supports 200KS/S. (suggestion)
0001	ADC_CH1	ADC high speed input
		When HSPEED is set to high, it supports 600KS/S;
		When HSPEED is set to low, it supports 200KS/S. (suggestion)
0010	ADC_CH2	ADC low speed input, only support 200KS/S
0011	ADC_CH3	ADC low speed input, only support 200KS/S
0100	ADC_CH4	ADC low speed input, only support 200KS/S
0101	ADC_CH5	ADC low speed input, only support 200KS/S
0110	ADC_CH6	ADC low speed input, only support 200KS/S
0111	ADC_CH7	ADC low speed input, only support

		200KS/S
1000	VREF	ADC low speed input, only support 200KS/S

7.3 Selection of Reference Voltage

REF_SEL[1:0]	ADC Analog Reference Pair Selection Signals		
00	AVSS33 to 2.5V buffer output, or VREF input		
11	AVSS33 to AVDD33		
01 or 10	Reserved		

Note.

Reference voltage is flexible, and could be selected according to the application.

For example, CH0 inputs a sine wave for rail to rail, REF_SEL should be set to 00 or 11.

7.4 ADC Characteristics

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
-	Resolution	-	12	-	Bit	
DNL	Differential Nonlinearity Error	-	±1	-	LSB	V _{REF} is external AVREF pin
INL	Integral Nonlinearity Error	-	-1.2	-	LSB	V _{REF} is external AVREF pin
Eo	Offset Error	-	+3.7	-	LSB	V _{REF} is external AVREF pin
E _G	Gain Error (Transfer Gain)	-	-6.6	-	LSB	V _{REF} is external AVREF pin
E _A	Absolute Error	-	4.2	-	LSB	V _{REF} is external AVREF pin
-	Monotonic	Guaranteed				
F _{ADC}	ADC Clock Frequency	-	-	16	MHz	
Fs	Sample Rate	-	200K		SPS	
AV_{DD33}	Supply Voltage	2.7	3.3	3.6	V	
I _{DDA1}	Supply Current (Avg.)	-	1.2		mA	ADC channel 0/1 high speed mode
I _{DDA2}	Supply Current (Avg.)	-	1.0		mA	ADC channel 0/1 low speed mode
I _{DDA3}	Supply Current (Avg.)	-	0.4		mA	Other channels
AV _{REF}	Reference Voltage	2	-	AV_{DD33}	V	
V _{IN}	Analog Input Voltage	0	-	AV_{REF}	V	
R _{IN}	Analog Input Impedance	-	-	2	MΩ	
C _{IN}	Capacitance	-	25.6		pF	
2.5V BG	2.5V Band-gap voltage output accuracy		±6	±10	%	There isn't trimming for VREF output 100ppm/°C

7.5 Typical Connection and Application Note

As the figure shown that ADC detection supports external channel-0 to channel-7,

- For avoiding NUC980 be damage and big leakage occurred when ADC_AVDD didn't powered yet, that voltage detection source VIN input to ADC channel directly is illegal and inhibition.
- The ADC input channels have mega- Ω impedance level, for getting accuracy the divider R value should recommend to use hundred-k Ω level resistor (i.e. R1+R2 < 1M Ω).





Figure 7.5-1 ADC AIN connection
8 USB

NUC980 integrated 6 USB 1.1 Full Speed Host Lite ports and two USB ports which the USB0 supports USB 2.0 High Speed Dual Role (Host/Device), the USB1 is dedicated support USB 2.0 High Speed Host Controller.

About USB Host Lite ports are compliant with USB Revision 2.0 Specification, compatible with OHCI (Open Host Controller Interface) Revision 1.0. It supports full-speed (12Mbps) and low-speed (1.5Mbps) USB devices, Built-in DMA supports Control, Bulk, Interrupt, Isochronous and Split transfers. Also supports an integrated Root Hub. Because USB Host Lite ports are used 8mA I/O driver buffer to instead of standard USB1.1 transceiver that transmission distance is limited to less than 1 meter.

		PB.6	MFP4	A	
		PB.7	MFP4	A	LISP hast lite part 0 differential signal D
		PB.9	MFP4	A	USB host life port-0 differential signal D
		PD.14	MFP5	A	
USBI ILU		PB.4	MFP4	A	
		PB.5	MFP4	A	LISP hast lite part 0 differential signal Du
		PB.10	MFP4	A	
		PD.15	MFP5	A	
		PF.0	MFP6	A	LISP host lite part 1 differential signal D
		PE.0	MFP6	A	
	USBHL1_DP	PF.1	MFP6	A	USB host lite port-1 differential signal D+.
		PE.1	MFP6	A	
	USBHL2_DM	PF.2	MFP6	A	USB host lite port-2 differential signal D
		PE.2	MFP6	А	
03BHLZ	USBHL2_DP	PF.3	MFP6	A	USB host lite port-2 differential signal D+.
		PE.3	MFP6	A	
	USBHL3_DM	PF.4	MFP6	A	LICD hast lite next 2 differential signal D
		PE.4	MFP6	A	03B host lite port-3 differential signal D
USBI ILS		PF.5	MFP6	А	LISP hast lite part 2 differential signal Du
	0001123_01	PE.5	MFP6	А	
		PA.15	MFP4	A	
	USBHL4_DM	PF.6	MFP6	A	USB host lite port-4 differential signal D
		PE.6	MFP6	A	
		PG.10	MFP4	A	
	USBHL4_DP	PB.13	MFP6	A	USB host lite port-4 differential signal D+.
		PF.7	MFP6	A	

Table 8-1 USB HOST lite portsx6 pin-list

		PE.7	MFP6	A	
		PA.13	MFP4	A	
		PB.11	MFP4	A	USB host lite port-5 differential signal D
	USBHLS_DM	PF.8	MFP6	A	
		PE.8	MFP6	A	
USBRLS	USBHL5_DP	PA.14	MFP4	A	
		PB.12	MFP4	A	LISP boot lite port 5 differential signal Du
		PF.9	MFP6	A	USB nost lite port-5 differential signal D+.
		PE.9	MFP6	A	

The following guidelines will provide PCB design considerations for system designer reference.

8.1 USB Termination

For getting a good USB signals quality and USB Eye-Diagram to meet USB compliant test electrical characteristic that USB bus must be request that 90- Ω impedance for PCB layout.

Normally, the USB terminator resistors and terminator capacitors should be reserved and placed them to USB termination, i.e. USB connector side purposed for USB Eye-Diagram and USB signals quality matching impedance $90-\Omega$ correction.

As the below figures shown that USB termination connection for system design reference







Figure 8.1 Example for USB termination connection

8.2 USB REXT and USB Power

The USB REXT signal needs an external resistor with precision 12.1K ohm for preventing any noise interference to the reference bias, the REXT which should be placed close to the pins of NUC980 USB_REXT and USB_VSS as figure shown.

Of course PCB design also needs to take care of USB power and ground as the figure shown the USBVDD33, USBVDD12 and USBVSS, they are isolated with ferrite bead and 0 ohm resistor for reducing possible power noise from system.



Figure 8.2 Example of USBVDD & REXT Connection

8.3 PCB Layout Considerations

Traces the DP/DM to the connector, the signal swing during high-speed operation on the DP/DM line is relatively a small waveform about 400mV. So, if there is any differential noise picked up will affect transceiver signal on the pair traces. When the DP/DM traces are not shield, the traces behave like an antenna to pick up noise by the surrounding components.

To lower the interference effect, use the following general routing and placement guidelines when laying out a new design. These guidelines will help to minimize signal quality and EMI problems.

The high speed USB validation efforts focused on a four-layer PCB where the first layer is a signal layer, the second layer is power, the third layer is ground and the fourth is a signal layer. This results in placing most of the routing on the fourth layer closest to the ground layer, and allowing a higher component density on the first layer.

8.3.1 Layout Guidelines

- 1. DP/DM traces should be length matched and as close as possible to the connector.
- 2. Route DP/DM traces should be close together for noise rejection on the differential signals, parallel to each other and the length difference within 200-mil.
- 3. If the common chock is necessary, it should be as close as to the connector.
- 4. No extra components at DP/DM pair traces to maintain signal integrity.
- 5. No de-coupled caps on the DP/DM.
- 6. The characteristic of matching impedance 90Ω on the DP/DM is necessary.
- 7. Stubs on high speed USB signals should be avoided, as stubs will cause signal reflections and affect signal quality. If a stub is unavoidable in the design, no stub should be greater than 200 mils.



Figure 8.3.1-1 BUS Stubs should avoid

- 8. Route all traces over continuous planes (VCC or GND), with no interruptions. Avoid crossing over anti-etch if at all possible. Crossing over anti-etch (plane splits) increases inductance and radiation levels by forcing a greater loop area. Likewise, avoid changing layers with high-speed traces as much as practical. It is preferable to change layers to avoid crossing a plane split.
- 9. Use the following guidelines for the VCC OR GND plane.
 - a. Traces should not cross anti-etch, for it greatly increases the return path for those signal traces. This applies to High Speed USB signals, high-speed clock and signal traces as well as slower signal traces, which might be coupling to them. USB signaling is not purely differential in all speeds (i.e. the FS Single Ended Zero is

common mode)

- b. Avoid routing of USB signals within 25 mils of any anti-etch to avoid coupling to the next split or radiating from the edge of the PCB.
- 10. Separate signal traces into similar categories and route similar signal traces together (such as routing differential pairs together).
- 11. Keep high-speed USB signals clear of the core logic set. High current transients are produced during internal state transitions and can be very difficult to filter out.
- 12. Follow the 20*h thumb rule by keeping traces at least 20*(height above the plane) away from the edge of the plane (VCC or GND, depending on the plane the trace is over). For the suggested stack up the height above the plane are 4.5 mils. This calculates to a 90-mil spacing requirement from the edge of the plane. This helps prevent the coupling of the signal onto adjacent wires and also helps prevent free radiation of the signal from the edge of the PCB.



Figure 8.3.1-2 Maintain Parallelism USB BUS

8.3.2 Through Hole Consideration for D+ and D-

For the two-layer or multi-layer of PCB, when the signals of D+ and D- need to be through another layer, in which the resistively of through hole should be concerned. To lower the resistively issue for the sensitivity case, the two-via or multi-via should be adapted, as shown in the following figure.



Figure 8.3.2 Through Hole for D+ and D-

8.3.3 USB Full Speed Signal Trace for D+ and D-

To avoid trace effect the USB bus trace length should be almost the same of D+ and D-. Then, the characteristic impedance should be a symmetrical path for the differential end of the USB port. The characteristic impedance should be 50 Ω for full speed USB1.1. For reducing the trace length, the USB terminal should be as close as the USB port of NUC980.



Figure 8.3.3 Signal Trace for D+ and D-

8.3.4 USB High Speed Trace Spacing

The following figure provides an illustration of the recommended trace spacing for multilayer and 2-layer PCB.

- 1. Maintain parallelism between USB differential signals with the trace spacing needed to achieve 90ohms differential impedance. Deviations will normally occur due to package breakout and routing to connector pins. Just ensure the amount and length of the deviation is kept to the minimum possible.
- 2. Use an impedance calculator to determine the trace width and spacing required for the specific board stack up being used. For the board stack up parameters referred to in Layer Stacking, 7.5-mil traces with 7.5-mil spacing results in approximately 90 ohms differential trace impedance.
- 3. Minimize the length of high-speed clock and periodic signal traces that run parallel to high speed USB signal lines, to minimize crosstalk. Based on EMI testing experience, the minimum suggested spacing to clock signals is 50 mils.
- 4. Based on simulation data, use 20-mil minimum spacing between high-speed USB signal pairs and other signal traces for optimal signal quality. This helps to prevent crosstalk.
- 5. If PCB is 2-layer design, for signals quality request that USB signal pairs should have GND plane closely to traces side for shielding as the illustration of figure.



Figure 8.3.4-1 Multi-Layer PCB USB Bus Trace Space Recommendation



Figure 8.3.4-2 2-Layer PCB USB Bus Trace Space Recommendation

8.3.5 High Speed USB Trace Length

Main board's USB signal pairs total trace length should be less than or equal 18 inches.

8.3.6 PCB Stacking for USB

The following is an example of PCB layout stack-up for USB **4-Layer Stack-Up**,

- Layer-1 Signal (top)
- ♦ Layer-2 VCC
- ♦ Layer-3 GND
- Layer-4 Signal (bottom)

In this case, high speed USB validation PCB used 7.5-mil traces with 7.5-mil spacing between differential pairs to obtain 90 Ohm differential impedance. The PCB specific board stack up used is as follows:

- 1 oz. copper
- Prepreg @4.5 mils
- Core @53 mils
- PCB thickness @ 63 mils (1.6mm)
- ♦ FR4 material



Figure 8.3.6 4-Layer PCB structures

8.3.7 USB EMI/ESD Considerations

The following guidelines apply to the selection and placement of common mode chokes and ESD protection devices.

8.3.8 EMI - Common Mode Chokes

Testing has shown that common mode chokes can provide required noise attenuation. A design may include a common mode choke footprint to provide a stuffing option in the event the choke is needed to pass EMI testing. Below figure shows the schematic of a typical common mode choke and ESD suppression components. The choke should be placed as close as possible to the USB connector signal pins.



Figure 8.3.8-1 Common mode choke



Figure 8.3.8-2 USB Full Speed



Figure 8.3.8-3 USB port0 High Speed Device



Figure 8.3.8-4 USB port0 High Speed HOST



Figure 8.3.8-5 USB port1 High Speed HOST

The eye diagram above shows USB signal quality, as the common mode impedance increases, this distortion will increase, so you should test the effects of the common mode choke on full speed and high-speed signal quality.

Finding a common mode choke that meets the designer's needs is a two-step process.

- 1. A part must be chosen with the impedance value that provides the required noise attenuation. This is a function of the electrical and mechanical characteristics of the part chosen, and the frequency and strength of the noise present on the USB traces that the designer is trying to suppress.
- 2. Once the designer has a part that gives passing EMI results, the second step is to test the effect this part has on signal quality. Higher impedance common mode chokes generally have a greater damaging effect on signal quality, so be careful about increasing the impedance without doing thorough testing. Thorough testing means that the signal quality must be checked for Low speed, Full speed and High speed USB operation.

8.3.9 USB ESD solution

Low-speed and full-speed USB provide ESD suppression using in-line ferrites and capacitors that formed a low pass filter. This technique doesn't work for high speed USB due to the much higher signal rate of HS data. Thus, for high speed USB solution designer should select proper low-capacitance ESD protection devices to resolve.

As with the common mode choke solution, we recommend including the footprints for this device, or some other proven solution, as a stuffing option in case it is needed to pass ESD testing.

ESD protection and common mode chokes are only needed if the design does not pass EMI or ESD testing. Footprints for common mode chokes and/or ESD suppression components should be included in the event that a problem occurs (General routing and placement guidelines should be followed).

9 Ethernet

NUC980 provides 2 Ethernet MAC Controller (EMAC) for Network application. Supports both half and full duplex for 10 Mbps or 100 Mbps operation the EMAC supports RMII (Reduced MII) interface to connect with external Ethernet PHY.

	RMII0_CRSDV	PE.1	MFP1	I	RMII0 Carrier Sense/Receive Data input pin.
	RMII0_MDC	PE.9	MFP1	0	RMII0 PHY Management Clock output pin.
	RMII0_MDIO	PE.8	MFP1	I/O	RMII0 PHY Management Data pin.
	RMII0_REFCLK	PE.4	MFP1	I	RMII0 mode clock input pin.
DMUO	RMII0_RXD0	PE.3	MFP1	I	RMII0 Receive Data bus bit 0.
RIMIIU	RMII0_RXD1	PE.2	MFP1	I	RMII0 Receive Data bus bit 1.
	RMII0_RXERR	PE.0	MFP1	I	RMII0 Receive Data Error input pin.
	RMII0_TXD0	PE.7	MFP1	0	RMII0 Transmit Data bus bit 0.
	RMII0_TXD1	PE.6	MFP1	0	RMII0 Transmit Data bus bit 1.
	RMII0_TXEN	PE.5	MFP1	0	RMII0 Transmit Enable output pin.
	RMII1_CRSDV	PF.1	MFP1	I	RMII1 Carrier Sense/Receive Data input pin.
	RMII1_MDC	PF.9	MFP1	0	RMII1 PHY Management Clock output pin.
	RMII1_MDIO	PF.8	MFP1	I/O	RMII1 PHY Management Data pin.
	RMII1_REFCLK	PF.4	MFP1	I	RMII1 mode clock input pin.
DMII4	RMII1_RXD0	PF.3	MFP1	I	RMII1 Receive Data bus bit 0.
	RMII1_RXD1	PF.2	MFP1	I	RMII1 Receive Data bus bit 1.
	RMII1_RXERR	PF.0	MFP1	I	RMII1 Receive Data Error input pin.
	RMII1_TXD0	PF.7	MFP1	0	RMII1 Transmit Data bus bit 0.
	RMII1_TXD1	PF.6	MFP1	0	RMII1 Transmit Data bus bit 1.
	RMII1_TXEN	PF.5	MFP1	0	RMII1 Transmit Enable output pin.

Table 9-1 RMII 0/1 interfaces pin-list

The following recommendation will help users to gain maximum performance.

- Make a Stable & Low-Noise environment for Ether Net PHY working
- Make a better circuit for Ethernet PHY by simplifying signal trace
- Reduce EMI & EMC
- Make better ESD protecting



9.1 RMII PHY layout guideline (refer to IC+ IP101G design guide)

Figure 9.1-1 RMII interface connection

Block A and B may be better placed as close to magnetic as possible. Let the trace between Ethernet PHY and magnetic as short as possible, and **keep the Tx+/-(So as Rx+/-) signal traces to be symmetry**.

The traces should not be too long and **12cm** will be the maximum of path's length. When Tx, Ethernet PHY will sink current from Block A (When Auto-MDIX working, Tx <->Rx direction switch). When Rx, Ethernet PHY will take differential voltage signal from Block B (When Auto-MDIX working, Rx <->Tx direction switch).

Besides, the distance between **RJ-45 and magnetic should be as short as possible**. If these 2 requirements couldn't be met at the same time, the distance between Ethernet PHY and transformer might be scarified to keep the distance between RJ-45 and magnetic as short as possible.

- A).The termination resistors (50 Ω in block A & B) may be better placed as close to **magnetic** as possible. For better impedance matching, the termination resistors and caps should pay more attention to take care.
- B).**ISET** (Transmit Bias Resistor Connection) pin should be placed as **close to Ethernet PHY** as possible. Furthermore, it should not be affected by other signals such as TX+/-, RX+/- and clock signal traces.
- C).**Crystal (25MHz)** shouldn't be placed close to: Input /Output ports, edge of PCB board and magnetic devices. The most important thing is that crystal should not be placed close to high-frequency devices or traces, such as RMII interface signals, Tx+/-, Rx+/- and Power signals.
- D).High current on the trace will induce the higher EMI noise, so it will be better to reduce the trace length to the power source when we placing the high current devices. The

magnetic device with **magnetic** field should be separated (**Isolation**) and mounted at 90° to each other.



Figure 9.1-2 placement notices for RJ45 to Transformer and RMII

9.2 Power and Ground

- A). It is better that do not try to partition GND at all. Never use **right angle** for all **partition** on power plane or GND plane, so as each **signal trace** should be.
- B).No power and GND planes can be **underneath** the isolated area for the RJ-45 connector and magnetic. Also RJ-45 connector has its isolated GND (**Chassis GND**) to connect to RJ-45's case.
- C). Try to keep the GND plane as large as possible and don't partition the GND plane for good GND return path.

9.3 Trace Routing

To reduce the propagation delay, frequency noise, cross-talk and improve the signals quality that Ethernet PHY received, and reduce the loss from transmit signals that traces routing should follow that below design rules.

9.3.1 Avoid right angle signal trace



Figure 9.3.1 PCB layout trace notice for RMII signals

9.3.2 For Tx+/-, Rx+/- traces

- Avoid signal noise or loss on these traces.
- Tx+ & Tx- should be equal length to each other.
- Rx+ & Rx- should be equal length to each other.
- The line width and distance between Tx+/- and Rx+/- could be refer as the below note,



Figure 9.3.2 PCB trace line width notices for RMII to Transformer

Note.

- D: Line width is as wide as possible in the range of (6mil ~ 12 mil), ex: 8mil.
- L: Width between differential pair should be small, ex: 4mil.
- W: Isolation width between TX+/- and RX+/- is as wide as possible, ex: **30mil. GND used as isolation is recommended**.
- **W**': Isolation width between TX/RX and noisy **signal/power** is as wide as possible, ex: **30mil**. GND used as isolation is recommended.

9.3.3 For W & W' need better isolation, ex: shielding with GND

- Try to **avoid via for TX+/-, RX+/- traces**. Via will degrade signal quality.
- Try to avoid digital signals (like Clocks or RMII signal traces) interfere with analog signals (like Tx+/-, Rx+/-, or ISET traces) and power lines.

9.3.4 Never running noisy digital signals in parallel with TX+/- and RX+/-

The traces of power, ground, and those need de-couple cap should be shorter and wider. If via are not eliminated on the trace for de-couple cap, try to enlarge the diameter of these via.

A) For some **critical signals**, clock and the other high speed signal traces should be as short and wide as possible. (Surely that is compared with normal signal traces.) And it is better having the GND plane under them, and it is even better with the GND plane around it.

- B) The length of each signal trace shouldn't exceed 1/20 of the highest harmonic wavelength. For example, for the **25MHz clock trace shouldn't exceed 30cm** and for the 50**MHz** signal trace shouldn't exceed 12cm (Tx+/-, Rx+/-).
- C) **De-couple cap** should be placed as close to IC as possible, and the traces should be short. Every Ethernet PHY analog/digital power needs de-couple cap and keeps the analog power close to analog GND pin, digital power close to digital GND pin. (See the diagram below)



Figure 9.3.4 power plane layout notices for RMII PHY

9.3.5 Keep the distance between Tx+/- & Rx+/- differential pairs for good isolation

When these two pair of traces runs together in parallel, don't place them too close for unwanted interference. Shielding by GND planes can get a better isolation to these two differential pairs.



Figure 9.3.5 RMII PHY to transformer connection

A) The signal trace length difference between Tx+ and Tx- (Same as Rx+ and Rx-) should be kept as small as possible, better within 1 inch.

B) Ferrite Beads should be as close to IC pins and let it on the rating of $100\Omega@100MHz$. The ferrite bead between DVDD and AVDD of Ethernet PHY pins should be placed as close to Ethernet PHY as possible, and at the same side as Ethernet PHY, not opposite side.



Figure 9.3.5-B RMII PHY AVDD connection

C) The ferrite bead between **REGOUT and REGIN** of Ethernet PHY pins should be placed as close to Ethernet PHY as possible, and at the same side as Ethernet PHY, not opposite side.



Figure 9.3.5-C RMII PHY REGOUT & REGIN connection

D) Magnetic: Any Magnetic with Tx/Rx turn ration of **1:1/1:1** are suitable for IP101, such as SINKA LS518/LS502, Bothhand TS8121C/TS6121C. Transformer supports Automdix function is recommended for better EMI performance.

9.4 Better Analog Performance

- A) When using regulator such as 5V to be 3.3V, the rated current of the regulator should be at least **300mA**.
- B) Both Analog GND pins and Digital GND pins must maintain a good GND return path (One GND plane is recommended. Avoid using single ended GND or making the GND plane discrete. Keep the circuit's return path back to the system's real GND as short as possible. This is especially important **for 2 layers PCB layout**.
- C) When using 25MHz crystal as Ethernet PHY clock source, the spec of crystal is under **50ppm** better. Two caps attached to X1 and X2 should be close to **20pf**.
- D) Avoid placing cap in the clock path when using oscillator as clock source.
- E) If EMI of the system couldn't pass, add some de-couple caps (such as 0.1uf, 10nf, 1nf, 390pf., etc.) between systems Power to GND.

9.5 ESD Protecting

For ESD protection, we suggest to keep a distance at least **80mil** for good isolation, which avoid ESD energy jumping by traces nearby IC. (See the diagram below)



Figure 9.5 RJ45 ESD isolation distance with 80mil at least

10 Capture Sensor Interface

The Image Capture Interface is designed to capture image data from a sensor. After capturing or fetching image data, it will process the image data, and then FIFO output them into frame buffer.

NUC980 have two sets of CMOS capture sensor interfaces with supporting CCIR601 and CCIR656 type sensor and resolution up to 3M pixels. It can support YUV422 and RGB565 color format for data output by CMOS image sensor.

10.1 Pin Configuration

-					
	VCAP0_CLKO	PC.3	MFP2	0	Video image interface-0 sensor clock pin.
	VCAP0_DATA0	PC.8	MFP2	I	Video image interface-0 data pin.
	VCAP0_DATA1	PC.9	MFP2	I	Video image interface-0 data pin.
	VCAP0_DATA2	PC.10	MFP2	I	Video image interface-0 data pin.
	VCAP0_DATA3	PC.11	MFP2	I	Video image interface-0 data pin.
	VCAP0_DATA4	PC.12	MFP2	I	Video image interface-0 data pin.
VCAP0	VCAP0_DATA5	PC.13	MFP2	I	Video image interface-0 data pin.
	VCAP0_DATA6	PC.14	MFP2	I	Video image interface-0 data pin.
	VCAP0_DATA7	PC.15	MFP2	I	Video image interface-0 data pin.
	VCAP0_FIELD	PC.7	MFP2	1	Video image interface-0 even/odd indicator frame sync. pin.
	VCAP0_HSYNC	PC.5	MFP2	I	Video image interface-0 horizontal sync. pin.
	VCAP0_PCLK	PC.4	MFP2	1	Video image interface-0 pixel clock pin.
	VCAP0_VSYNC	PC.6	MFP2	I	Video image interface-0 vertical sync. pin.

Table 10.1-1 video capture-0 interface pin-list

	VCAP1_CLKO	PE.12	MFP7	0	Video image interface-1 sensor clock pin.
	VCAP1_DATA0	PE.2	MFP7	I	Video image interface-1 data pin.
	VCAP1_DATA1	PE.3	MFP7	I	Video image interface-1 data pin.
	VCAP1_DATA2	PE.4	MFP7	I	Video image interface-1 data pin.
	VCAP1_DATA3	PE.5	MFP7	I	Video image interface-1 data pin.
	VCAP1_DATA4	PE.6	MFP7	I	Video image interface-1 data pin.
VCAP1	VCAP1_DATA5	PE.7	MFP7	I	Video image interface-1 data pin.
	VCAP1_DATA6	PE.8	MFP7	I	Video image interface-1 data pin.
	VCAP1_DATA7	PE.9	MFP7	I	Video image interface-1 data pin.
	VCAP1_FIELD	PE.10	MFP7	I	Video image interface-1 frame sync. pin.
	VCAP1_HSYNC	PE.0	MFP7	I	Video image interface-1 horizontal sync. pin.
	VCAP1_PCLK	PF.10	MFP7	I	Video image interface-1 pixel clock pin.
	VCAP1_VSYNC	PE.1	MFP7	I	Video image interface-1 vertical sync. pin.

Table 10.1-1 video capture-2 interface pin-list

10.2 Reference Connection



Figure 10.2-1 CMOS sensor interface connection



Figure 10.2-2 reference connection with NT99142 CMOS sensor

10.3 PCB Design Considerations

- Routing sequences: PCLK \rightarrow MCLK \rightarrow Data \rightarrow HREF \rightarrow VSYNC \rightarrow Others
- Connect GND/AGND and route ground plane as large as possible.
- Minimum gap between PCLK and MCLK trace is double of trace width (W*2).



- Route ground trace adjacent to PCLK/MCLK traces to reduce crosstalk between other traces, or route power or low frequency signal adjacent to PCLK/MCLK traces.
- Priority: GND->Power->Low frequency signals

Note: low frequency signal: I2C/PWDN/ RESETN/VSYNC etc.

- In 2-layer design, avoid route any signal trace parallel to PCLK/MCLK nearby.
- Place Decoupling Caps as close to CMOS sensor power pins as possible, connect Cap first and then connect power pins, Decoupling Caps is recommend to get better image quality. In placement or routing issue, you may use less Cap by Cap sharing (with adjacent power pin),the Cap sharing need use larger Cap.
- When use external LDO VDD, decoupling Cap for VDD is required.
- Do not route MCLK & PCLK under Sensor, route trace outside Sensor is recommend.
- Do not route VSYNC/HREF/MCLK/PCLK traces adjacently, if possible, shield by GND trace would be better.
- In all signal trace, use Via less than 3 to get good signal quality.
- Route CMOS sensor AVDD trace directly to AVDD plane to get good image quality.

11 Quad Serial Peripheral Interface (QSPI)

The Quad Serial Peripheral Interface (QSPI) applies to synchronous serial data communication and allows full duplex transfer. Devices communicate in Master/Slave mode with the 4-wire bi-direction interface. The chip contains one QSPI controller performing a serial-to-parallel conversion on data received from a peripheral device, and a parallel-to-serial conversion on data transmitted to a peripheral device.

The QSPI controller support Dual and Quad I/O Transfer mode and the controller supports PDMA function to access the data buffer.

QSPI0 supports SPI flash booting, it can support SPI-NOR and SPI-NAND types flash.

11.1 Pin Configuration

Group	Pin Name	GPIO	MFP
	QSPI0_CLK	PD.3	MFP1
	QSPI0_MISO0	PD.5	MFP1
	QSPI0_MISO1	PD.7	MFP1
QSPI0	QSPI0_MOSI0	PD.4	MFP1
	QSPI0_MOSI1	PD.6	MFP1
	QSPI0_SS0	PD.2	MFP1
	QSPI0_SS1	PA.0, PD.0	MFP1

Table 11.1 QSPI0 interface pin-list

11.2 QSPI Reference Connection



Figure 11.2 reference circuit for QSPI0 booting with SPI flash

11.3 PCB Layout Considerations for QSPI Flash

QSPI0 supports (up to 100MHz) high speed SPI flash memory device for booting.

For PCB design, standard high speed layout practices should be followed. This session provides the recommendations for PCB layout.

11.3.1 Power Supply Decoupling

The SPI Flash has one power supply pin (VCC) and one ground pin (GND). One ceramic capacitor with 0.1μ F at least is recommended for power supply decoupling. This capacitor should be placed as close as possible to the power supply pin of the package.

11.3.2 Clock Signal Routing

In high speed synchronous data transfer, good signal integrity in a PCB design is of importance, especially for the clock signal. When routing the clock signal, special cares should be taken. The following practices are recommended.

- Run the clock signal at least 3x of the trace width away from all other signal traces. This helps to keep clock signal clean from noise. See the 13-3-2-1 Figure.
- Use as less via(s) as possible for the whole path of clock signal. Via will cause impedance change and signal reflection.
- Run the clock trace as straight as possible and avoid using serpentine routing. See the 13-3-2-2 Figure.
- Keep a continuous ground in the next layer as reference plane.
- Route the clock trace with controlled impedance.



Figure 11.3.2-1 Separate SPI Clock From Other Signals



Figure 11.3.3-2 Run Straight Trace for Clock

11.3.3 Data Signal Routing

QSPI Flash has a 4-bit data bus, IOO - IO3. In order to keep the correct timing for the data transfer, in the PCB routing, the data traces should match the time delay with the clock trace from the host controller to the Flash. The data signals should be routed with the traces of controlled impedance to reduce the signal reflection. It should be avoided to route the traces with 90 angle corner. The recommendation is to cut the corner and smooth the trace when trace route needs to change direction.

Figure 5 shows the example of trace routing at the corner. To further improve the signal integrity, it should be considered to avoid using multiple signal layers for data signal routing. All signal traces should have a continuous reference plane.



Figure 11.3.3 Signal Routing at the Corner

11.3.4 Recommendations

The following is a check list of PCB design recommendations.

- Put the decoupling capacitor as close as possible to the power pin. A value of around 0.1 μ F ceramic capacitor with 0603/0402 package is a good choice.
- Clock should be routed straight and with less via if possible. Separation of clock and other signals is important to make the clock clean.
- All signal traces should go with a solid reference plane (either GND or VCC).
- All signals should be routed with controlled impedance. Typically, the PCB is recommended to be built using 50-75 Ohm trace impedance with +/- 5% tolerance.
- Data bus should be routed with matching length to the reference of the clock. The matching length, typically, is recommended within +/- 150 mils.

12 Controller Area Network (CAN) Interface

The Controller Area Network (CAN) is a serial communications protocol that efficiently supports distributed real-time control with a very high level of security. Its domain of application ranges from high speed networks to low cost multiple wiring. The maximum signaling rate is 1 Mbps.

NUC980 have four sets of CAN 2.0B controllers, each supports 32 Message Objects; each Message Object has its own identifier mask.

CAN controller performs communication according to the CAN protocol version 2.0 part A and B. The bit rate can be programmed to values up to 1MBit/s. For the connection to the physical layer, additional transceiver hardware is required.

Table 12.1 CAN interface pin-list

Group	Pin Name	GPIO	MFP	Туре	Description
		PC.3	MFP7	I	
		PD.6	MFP4	Ι	
	CAN0_RXD	PG.11	MFP4	I	CAN0 bus receiver input.
		PE.0	MFP2	Ι	
CAN0		PC.4	MFP7	0	
		PD.7	MFP4	0	
	CAN0_TXD	PG.12	MFP4	0	CANO bus transmitter output.
		PE.1	MFP2	0	
		PA.13	MFP5	I	
		PD.14	MFP4	I	
	CANI_RXD	PG.13	MFP4	Ι	CAN1 bus receiver input.
CANI		PE.2	MFP2	I	
CANI		PA.14	MFP5	0	
		PD.15	MFP4	0	
	CANI_IXD	PG.14	MFP4	0	CAN1 bus transmitter output.
		PE.3	MFP2	0	
		PA.15	MFP5	I	
		PB.1	MFP4	I	
	CAN2_RXD	PB.8	MFP3	I	CAN2 bus receiver input.
CAN2		PD.12	MFP4	Ι	
		PE.4	MFP2	I	
		PG.10	MFP5	0	
	CAN2_IXD	PB.3	MFP4	0	CAN2 bus transmitter output.

12.1 Pin Configuration

Group	Pin Name	GPIO	MFP	Туре	Description
		PC.0	MFP3	0	
		PD.13	MFP4	0	
		PE.5	MFP2	0	
	CAN3_RXD	PA.0	MFP7	I	CAN3 bus receiver input.
		PE.6	MFP2	Ι	
CAN2		PE.10	MFP2	I	
CANS	CAN3_TXD	PA.1	MFP7	0	CAN3 bus transmitter output.
		PE.7	MFP2	0	
		PE.12	MFP2	0	

12.2 Reference Connection



Figure 12.2-1 CAN BUS Connectivity



Figure 12.2-2 reference circuit for CAN BUS transceiver connection

12.3 CAN BUS Layout Recommendations

The following points should be considered to achieve best performance:

- It is recommended to place the CAN transceiver as close as possible to the ECU connector in order to minimize track length of bus lines.
- CAN Tx and Rx connections to NUC980 should be as short as possible.
- Place one 100nF capacitors close to CAN transceiver VCC, it is recommended to use ceramic capacitors.
- For EMI improvement maybe a CMC (common mode choke) is used, it has to be placed as close as possible to the transceiver bus pin CANH and CANL.
- Avoid routing CANH and CANL in parallel to fast-switching or off-board signals in order to reduce noise injection to the bus.
- Avoid routing digital signals in parallel to CANH and CANL.
- CANH and CANL tracks should have the same length. They should be routed symmetrically close together with smooth edges.
- Avoid routing transceiver GND and NUC980 GND in serial. GND connector should be placed as close as possible to the transceiver.

13 FMI NAND & SD/eMMC Interfaces

NUC980 Flash Memory Interface (FMI) controller has DMA unit and FMI unit. The DMA unit provides a DMA (Direct Memory Access) function for FMI to exchange data between system memory (ex. SDRAM) and shared buffer (128 bytes), and the FMI unit control the interface of SD0/eMMC0 or NAND flash. The interface controller can support SD0/eMMC0 (4-bit data mode) and NAND-type flash booting and the FMI is cooperated with DMAC to provide a fast data transfer between system memory and cards.

NUC980 Secure Digital Host Controller (SD Host) has DMAC unit and SD unit. The DMAC unit provides a DMA (Direct Memory Access) function for SD to exchange data between system memory and shared buffer (128 bytes), and the SD unit controls the interface of SD1/eMMC1. The SD Host Controller can support SD1/eMMC1 (4-bit data mode) booting and cooperated with DMAC to provide a fast data transfer between system memory and cards.

_					1
	NAND_ALE	PC.3	MFP3	Ι	NAND Flash address latch enable.
	NAND_CLE	PC.4	MFP3	Ι	NAND Flash command latch enable.
	NAND_DATA0	PC.8	MFP3	I/O	NAND Flash date input/output.
	NAND_DATA1	PC.9	MFP3	I/O	NAND Flash date input/output.
	NAND_DATA2	PC.10	MFP3	I/O	NAND Flash date input/output.
	NAND_DATA3	PC.11	MFP3	I/O	NAND Flash date input/output.
	NAND_DATA4	PC.12	MFP3	I/O	NAND Flash date input/output.
NAND	NAND_DATA5	PC.13	MFP3	I/O	NAND Flash date input/output.
	NAND_DATA6	PC.14	MFP3	I/O	NAND Flash date input/output.
	NAND_DATA7	PC.15	MFP3	I/O	NAND Flash date input/output.
	NAND_RDY0	PC.7	MFP3	Ι	NAND Flash ready/busy input.
	NAND_nCS0	PC.1	MFP3	Ι	NAND Flash chip enable input.
	NAND_nRE	PC.6	MFP3	Ι	NAND Flash read enable.
	NAND_nWE	PC.5	MFP3	Ι	NAND Flash write enable.
	NAND_nWP	PC.2	MFP3	I	NAND Flash write protect input.

13.1 Pin Configuration

Table 13.1-1	NAND inte	erface pin-list
--------------	-----------	-----------------

	SD0_CLK eMMC0_CLK	PC.6	MFP6	0	SD0 clock output pin eMMC0 clock output pin
	SD0_CMD eMMC0_CMD	PC.5	MFP6	I/O	SD0 command/response pin eMMC0 command/response pin
	SD0_DATA0 eMMC0_DATA0	PC.7	MFP6	I/O	SD0 data line bit 0. eMMC0 data line bit 0.
SD0/eMMC0	SD0_DATA1 eMMC0_DATA1	PC.8	MFP6	I/O	SD0 data line bit 1. eMMC0 data line bit 1.
	SD0_DATA2 eMMC0_DATA2	PC.9	MFP6	I/O	SD0 data line bit 2. eMMC0 data line bit 2.
	SD0_DATA3 eMMC0_DATA3	PC.10	MFP6	I/O	SD0 data line bit 3. eMMC0 data line bit 3.
	SD0_nCD	PB.8	MFP6	I	SD0 cord detect input nin
		PC.12	MFP6	I	SD0 card delect input pin
	SD1_CLK eMMC1_CLK	PF.1	MFP2	0	SD1 clock output pin eMMC1 clock output pin
	SD1_CMD eMMC1_CMD	PF.0	MFP2	I/O	SD1 command/response pin eMMC1 command/response pin
	SD1_DATA0 eMMC1_DATA0	PF.2	MFP2	I/O	SD1 data line bit 0. eMMC1 data line bit 0.
SD1/eMMC1	SD1_DATA1 eMMC1_DATA1	PF.3	MFP2	I/O	SD1 data line bit 1. eMMC1 data line bit 1.
	SD1_DATA2 eMMC1_DATA2	PF.4	MFP2	I/O	SD1 data line bit 2. eMMC1 data line bit 2.
	SD1_DATA3 eMMC1_DATA3	PF.5	MFP2	I/O	SD1 data line bit 3. eMMC1 data line bit 3.
	SD1_nCD	PF.6	MFP2	I	SD1 card detect input pin

Table 13.1-2 SD/eMMC interfaces pin-list

13.2 FMI Reference Connection



Figure 13.2-1 reference circuit for NAND Flash connectivity



Figure 13.2-2 reference circuit for SD0/eMMC0 connectivity with PC port



Figure 13.2-3 reference circuit for SD1/eMMC1 connectivity with PC port

13.3 General PCB Signal Routing Guidelines

The following general guidelines must be considered before and throughout the PCB layout design effort:

- Use the VSS plane as a primary reference or return path for all signals. Power should only be considered as secondary reference option where a solid continuous ground reference is also present.
- Avoid multiple via on reference planes to eliminate or minimize return current discontinuity.
- Try to avoid routing signal traces at the edge of the reference plane.
- Route the identified longest signal trace first before routing and adjusting the length of other signal traces.
- Route the same signal groups on the same signal layer and follow the routing from pin to pin as a group (that is, route them together).
- Isolate the ground return path of analog signals from digital signals; i.e. separate digital and analog grounds.
- For SD connectivity, if SD_CLK has serials a resistor for signal quality recovery that it should be placed to NUC980 side ASAP.
- About ESD protection parts for SD, the ESD parts location must close to SD connector side ASAP and also need to use low capacitance CL value to avoid that side-effect what SDHC memory card accesses at SD_CLK 50MHz.

14 I²C, SPI & I²S Interfaces

The I²C bus uses two wires (SDA and SCL) to transfer information between devices connected to the bus. NUC980 provides 4 sets of I²C devices with Master/Slave mode, it supports Standard mode (100kbps), Fast mode (400kbps) and Fast mode plus (1Mbps), it can support SMBus and PMBus and with PDMA operation.

The Serial Peripheral Interface (SPI) applies to synchronous serial data communication and allows full duplex transfer. NUC980 except for one QSPI controller and also have up to 2 sets of SPI controllers to support Master or Slave mode operation, Master mode up to 100MHz and Slave mode up to 100MHz. Each SPI controller can support the PDMA function to access the data buffer.

The I^S controller consists of I^S and PCM protocols to interface with external audio CODEC. The I^S and PCM interface supports 8, 16, 18, 20 and 24-bit left/right precision in record and playback. NUC980 has one set of I^S controller use DMA to playback and record data with interrupt, it supports I^S interface record and playback with mater and slave mode, also support PCM interface record and playback with master mode only.

14.1 Pin Configuration

		PA.1	MFP3	I/O	
	I2C0_SCL	PG.10	MFP2	I/O	I2C0 clock pin.
1200		PE.12	MFP6	I/O	
1200		PA.0	MFP3	I/O	
	I2C0_SDA	PA.15	MFP2	I/O	I2C0 data input/output pin.
		PE.10	MFP6	I/O	
		PA.14	MFP2	I/O	
	I2C1_SCL	PB.4	MFP2	I/O	I2C1 clock pin.
1001		PC.3	MFP4	I/O	
12C1	I2C1_SDA	PA.13	MFP2	I/O	I2C1 data input/output pin.
		PB.6	MFP2	I/O	
		PC.4	MFP4	I/O	
		PB.5	MFP2	I/O	
1262	I2C2_SCL	PB.8	MFP2	I/O	12C2 clock pin.
12C2		PB.7	MFP2	I/O	12C2 data incret/output air
	I2C2_SDA	PC.0	MFP2	I/O	12C2 data input/output pin.
12C3		PB.3	MFP2	I/O	1962 alaak nin
	12C3_SCL	PD.14	MFP3	I/O	12С5 сюск ріп.
	I2C3_SDA	PB.1	MFP2	I/O	I2C3 data input/output pin.

Table 14.1-1 I2C0/1/2/3 interfaces pin-list
		PC.6	6 MFP5 I/O		SPI0 serial clock pin.			
	SPIU_CLK	PD.9	MFP1	I/O	SPIU serial clock pin.			
		PC.8	.8 MFP5 I/O SF		SDIO MISO (Master In Slave Out) air			
	SPI0_10130	PD.11	MFP1	I/O	SPIO MISO (Master III, Slave Out) pin.			
		PC.4	MFP6	I/O				
		PC.7	MFP5	I/O				
	3FI0_10031	PC.14	MFP5 I/O					
5810		PD.10	MFP1	I/O				
		PC.5	MFP5	I/O	SDI0 alove colect 0 pip			
	500_550	PD.8	MFP1	I/O	SPIU slave select u pin.			
		PB.3	MFP6	I/O				
		PC.0	MFP5	I/O				
	5910_551	PD.1	MFP1	I/O	SPIU slave select 1 pin.			
		PG.15	MFP1	I/O				
		PG.10	MFP6	I/O				
	SPI1_CLK	PB.4	MFP6	I/O				
		PB.10	MFP5	I/O	SPTI Senai clock pin.			
		PG.12	MFP2	I/O				
		PB.5	MFP6	I/O				
	SPI1_MISO	PB.12	MFP5	I/O	SPI1 MISO (Master In, Slave Out) pin.			
		PG.14	MFP2	I/O				
SPI1		PB.7	MFP6	I/O				
	SPI1_MOSI	PB.11	MFP5	I/O	SPI1 MOSI (Master Out, Slave In) pin.			
		PG.13	MFP2	I/O				
		PA.15	MFP6	I/O				
		PB.6	MFP6	I/O				
	5711_550	PB.9	MFP5	I/O	SPIT SIAVE SEIECT U PIN.			
		PG.11	MFP2	I/O				
	SPI1_SS1	PB.1	MFP6	I/O	SPI1 slave select 1 pin.			

Table 14.1-2 SPI0/1 interfaces pin-list

		PA.3	MFP2	0			
	I2S_BCLK	PG.10	MFP8	0	I2S bit clock output pin.		
		PB.4	MFP3	0			
		PA.4	MFP2	I	128 data input nin		
I2S	123_01	PB.7	MFP3	I	125 data input pin.		
		PA.5	MFP2	0	125 data output nin		
	123_00	PB.5	MFP3	0			
	I2S_LRCK	PA.2	MFP2	0			
		PA.15	MFP8	0	I2S left right channel clock output pin.		
		PB.6	MFP3	0			
	I2S_MCLK	PA.6	MFP2	0	129 master cleak output zin		
		PB.1	MFP3	0	izo masier clock output pin.		

Table 14.1-3 I2S interface pin-list

14.2 Reference Connection



Figure 14.2-1 I²C Application Block Diagram



Figure 14.2-2 SPI0/1 Application Block Diagram





Figure 14.2-3 I²S Application Block Diagram



Figure 14.2-4 IC & IS connectivity with external audio codec

14.3 PCB Layout Considerations

14.3.1 I²C

The I°C bus is a world standard over thousands different ICs manufactured. Additionally, the I°C bus is used in various control architectures such as System Management Bus (SMBus), Power Management Bus (PMBus). Serial, 8-bit, bi-directional data transfers can be made at up to 100 Kbit/s in Standard-mode, up to 400Kbit/s in Fast-mode, or up to 1Mbit/s in Fast-mode Plus, also up to 3.4 Mbit/s in High-speed mode.

PCB design should be have spike rejection filter on the bus data line to preserve data integrity. The number of ICs that can be connected to the same bus is limited only by the maximum bus capacitance. More capacitance may be allowed under some conditions. As the figure 16-4 reserved the serial resistor and capacitor of termination for I²C bus signals integrity preservation.

14.3.2 SPI

The Serial Peripheral Interface (SPI) bus is a full duplex synchronous serial communication interface specification used for short distance communication. SPI devices communicate in full duplex mode using Master-Slave architecture with a single master. The master device originates the frame for reading and writing. Multiple slave devices are supported through selection, with individual slaves selected by CS lines.

The NUC980 may be configurable as a SPI master or slave depending on the application, with two SPI devices that can be used. The SPI interface could be an external serial flash or application processor that needs to be configurable to different memory maps.

Same as QSPI0, SPI CLK speed also supports up to 100MHz, about the PCB layout consideration can be follow up.

14.3.3 I²S

NUC980 development board provides I^s interface and connected with an external audio codec NAU8822L shown as the figure 16-4. The driver of the I^s device is available for now.

I²S is a digital audio interface can connect to master/slave device directly without concerns, regarding to device's quality and performance, such as NAU8822L audio codec, please refer to the NAU8822L design guidelines.

15 UART & Smart Card Interface (ISO/IEC 7816-3)

The NUC980 provides 10 channels of Universal Asynchronous Receiver/Transmitters (UART). The UART controller performs Normal Speed UART and supports flow control function. The UART controller performs a serial-to-parallel conversion on data received from the peripheral and a parallel-to-serial conversion on data transmitted from the CPU. Each UART controller channel supports ten types of interrupts. The UART controller also supports IrDA SIR, LIN, RS-485 and Single-wire function modes and auto-baud rate measuring function.

The Smart Card Interface controller (SC controller) is based on ISO/IEC 7816-3 standard and fully compliant with PC/SC Specifications. It also provides status of card insertion/removal. NUC980 provides up to two ISO-7816-3 ports. It has separated receive/transmit 4 byte entry FIFO for data payloads can support UART mode with Full duplex, asynchronous communications.

UART0	UART0_RXD	PF.11	MFP1	Ι	UART0 data receiver input pin.
UAR10	UART0_TXD	PF.12	MFP1	0	UART0 data transmitter output pin.
		PC.8	MFP7	Ι	
	UARTI_CIS	PF.7	MFP2	Ι	UARTI clear to Send input pin.
	LIADTI DTS	PC.7	MFP7	0	IIADTI acquest to Sand output nin
	UARTI_KIS	PF.8	MFP2	0	OARTT request to Send output pin.
		PA.0	MFP4	Ι	
UARTI	UART1_RXD	PC.6	MFP7	Ι	UART1 data receiver input pin.
		PF.9	MFP2	Ι	
		PA.1	MFP4	0	
	UART1_TXD	PC.5	MFP7	0	UART1 data transmitter output pin.
		PF.10	MFP2	0	
		PA.7	MFP2	Ι	
	UART2_CTS	PG.2	MFP2	Ι	UART2 clear to Send input pin.
		PB.0	MFP2	Ι	
	LIADT2 DTS	PA.8	MFP2	0	UAPT2 request to Sand output pip
	UART2_RT5	PG.3	MFP2	0	OAR12 request to Send output pin.
UART2		PA.9	MFP2	Ι	
	UART2_RXD	PG.0	MFP2	Ι	UART2 data receiver input pin.
		PD.7	MFP2	Ι	
		PA.10	MFP2	0	
	UART2_TXD	PG.1	MFP2	0	UART2 data transmitter output pin.
		PD.6	MFP2	0	

15.1 Pin Configuration

Table 15.1-1 UART[0..9] interfaces pin-list

		PB.12	MFP1	I			
	UART3_CTS	PD.5	MFP2	I	UART3 clear to Send input pin.		
		PF.4	MFP5	I			
		PB.11	MFP1	0			
	UART3_RTS	PD.4	MFP2	0	UART3 request to Send output pin.		
		PF.5	MFP5	0			
		PC.4	MFP5	I			
UART3		PB.10	MFP1	I			
	UART3_RXD	PD.3	MFP2	I	UART3 data receiver input pin.		
		PF.6	MFP5	I			
		PC.3	MFP5	0			
		PB.9	MFP1	0			
	UART3_TXD	PD.2	MFP2	0	UART3 data transmitter output pin.		
		PB.13	MFP5	0			
		PF.7	MFP5	0			
		PD.15	MFP1	I	UADTA close to Send input ein		
	UAR14_CIS	PE.0	MFP5	I	UAR 14 clear to Send input pin.		
		PD.14	MFP1	0	ILADTA request to Sand output air		
	UAR14_R15	PE.1	MFP5	0	UAR 14 request to send output pm.		
	UART4_RXD	PC.10	MFP7	I			
UAR14		PD.13	MFP1	I	UART4 data receiver input pin.		
		PE.2	MFP5	I			
		PC.9	MFP7	0			
	UART4_TXD	PD.12	MFP1	0	UART4 data transmitter output pin.		
		PE.3	MFP5	0			
	LIADTS CTS	PG.4	MFP2	I	LIADTS aloor to Sond input pin		
	UARTS_CIS	PG.11	MFP5	I	OARTS clear to send input pin.		
	LIADTS DTS	PG.5	MFP2	0	IIAPT5 request to Send output pin		
	UARTS_RIS	PG.12	MFP5	0	OARTS request to Solid output plin.		
UADT5		PG.6	MFP2	I			
UARIS	UART5_RXD	PD.1	MFP2	I	UART5 data receiver input pin.		
		PG.13	MFP5	I			
		PG.7	MFP2	0			
	UART5_TXD	PD.0	MFP2	0	UART5 data transmitter output pin.		
		PG.14	MFP5	0			
UART6	UART6 CTS	PA.2	MFP1	I	UART6 clear to Send input pin		
		PD.8	MFP2	I	or increased to being input pin.		

		PA.3	MFP1	0	UADTC as succeed to Canad automatical			
	UARIO_RIS	PD.9	MFP2	0	UAR 16 request to send output pin.			
		PA.4	MFP1	I				
	UART6_RXD	PD.11	MFP2	I	UART6 data receiver input pin.			
		PE.8	MFP5	I				
		PA.5	MFP1	0				
	UART6_TXD	PD.10 MFP2		0	UART6 data transmitter output pin.			
		PE.9	MFP5	0				
	UADT7 CTS	PB.7	MFP5	I	LIART7 closer to Sand input nin			
	UART/_CIS	PF.0	MFP5	I	UAK I / clear to Send input pin.			
	LIADT7 DTS	PB.5	MFP5	0	UART7 request to Send output pin.			
	UART/_RIS	PF.1	MFP5	0	UAK 17 request to send output pin.			
		PA.14	MFP6	I				
ΙΙΛΡΤΊ	UAPT7 PYD	PB.4	MFP5	I	UAPT7 data receiver input pip			
UART/	UART/_RAD	PC.2	MFP4	I	OAK17 data receiver input pin.			
		PF.2	MFP5	I				
	UART7_TXD	PA.13	MFP6	0				
		PB.6	MFP5	0	IJAPT7 data transmittar output pip			
		PC.1	MFP4	0	OAR17 data transmitter output pm.			
		PF.3	MFP5	0				
	UADTS CTS	PG.9	MFP2	I	LIAPTS clear to Sand input nin			
	UART8_CIS	PC.15	MFP7	I	UAR 18 clear to send input pin.			
	LIARTS RTS	PG.8	MFP2	0	UART8 request to Send output pin.			
	CARIO_RIS	PC.14	MFP7	0				
IIART8		PA.11	MFP2	I				
UARIO	UART8_RXD	PC.0	MFP4	I	UART8 data receiver input pin.			
		PC.13	MFP7	I				
		PA.12	MFP2	0				
	UART8_TXD	PB.8	MFP4	0	UART8 data transmitter output pin.			
		PC.12	MFP7	0				
	UART9_CTS	PE.4	MFP5	I	UART9 clear to Send input pin.			
	LIARTO RTS	PB.2	MFP7	0	IIARTO request to Send output pin			
		PE.5	MFP5	0	orner) request to solid output pin.			
UART9		PB.3	MFP7	I				
	UART9_RXD	PE.6	MFP5	Ι	UART9 data receiver input pin.			
		PE.10	MFP3	I				
	UART9_TXD	PB.1	MFP7	0	UART9 data transmitter output pin.			

	PE.7	MFP5	0
	PE.12	MFP3	0

Table 15.1-1 SMART Card0/1	interfaces pin-list
----------------------------	---------------------

		PA.2	MFP3	I		
	SC0_CD	PC.15	MFP4	I	Smart Card 0 card detect pin.	
		PA.5	MFP3	0		
	SC0_CLK	PC.12	MFP4	0	Smart Card U clock pin.	
860		PA.4	MFP3	I/O		
SC0	SC0_DAT	PC.13	MFP4	I/O	Smart Card 0 data pin.	
	CCO DUD	PA.3	MFP3	0		
	SC0_PWR	PC.14	MFP4	0	Smart Card 0 power pin.	
		PA.6	MFP3	0		
	SC0_RS1	PC.11	MFP4	0	Smart Card 0 reset pin.	
	9C1 CD	PC.10	MFP4	I		
	SCI_CD	PF.4	MFP4	I	Smart Card 1 card detect pin.	
		PC.7	MFP4	0		
	SCI_CLK	PF.1	MFP4	0	Smart Card I clock pin.	
9.61		PC.8	MFP4	I/O		
SC1	SCI_DAI	PF.2	MFP4	I/O	Smart Card 1 data pin.	
	CC1 DWD	PC.9	MFP4	0		
	SCI_PWR	PF.3	MFP4	0	Smart Card I power pin.	
	SCI DET	PC.6	MFP4	0	Course Courd 1 month of a	
	SC1_KS1	PF.0	MFP4	0	smart Caro I reset pin.	

15.2 Reference Connection



Figure 15.2-1 UART with Control Flow Block Diagram



Figure 15.2-2 IrDA Control Block Diagram



Figure 15.2-3 RS485 mode Block Diagram



Figure 15.2-4 RS232 connectivity with UART2



Figure 15.2-5 SMART Card connectivity with SC1

16 Reference Schematic

This section shows the NUC980 reference design circuit.



System Block Diagram

PIN	FUNCTION	PIN	FUNCTION	PIN	FUNCTION	PIN	FUNCTION	PIN	FUNCTION	PIN	FUNCTION	PIN	FUNCTION
PAO	I2C0_SDA	PB0	ADC_AIN[0]	PC0	I2C2_SDA	PD2	LED1	PE0	RMIIO_RXERR	PF0	USBHL1_DM	PG0	CFG[0]
PA1	I2C0_SCL	PB1	Measure IC	PC1	NAND_CS0	PD3	LED2	PE1	RMIIO_CRSDV	PF1	USBHL1_DP	PG1	CFG[1]
PA2		PB2		PC2	NAND_WP	PD4	LED3	PE2	RMIIO_RXD1	PF2	USBHL2_DM	PG3	CFG[3]
PA3	UART6_RTS	PB3	Measure IC	PC3	NAND_ALE	PD5	LED4	PE3	RMIIO_RXDO	PF3	USBHL2_DP	PG5	CFG[5]
PA4	UART6_RXD	PB4	SPI1_CLK	PC4	NAND_CLE	PD6	led5	PE4	RMIIO_REFCLK	PF4	USBHL3_DM	PG6	CFG[6]
PA5	UART6_TXD	PB5	SPI1_DI	PC5	NAND_WE	PD7	LED6	PE5	RMIIO_TXEN	PF5	USBHL3_DP	PG7	CFG[7]
PA6	LED7	PB6	SPI1_SSO	PC6	NAND_RE	PD8	SPI0_SSO	PE6	RMIIO_TXD1	PF6	USBHL4_DM	PG8	CFG[8]
PA7	LED8	PB7	SPI1_DO	PC7	NAND_RDY0	PD9	SPI0_CLK	PE7	RMIIO_TXD0	PF7	USBHL4_DP	PG9	CFG[9]
PA8	UART2_RTS	PB8	12C2_SCL	PC8	NAND_D0	PD10	SPI0_DO	PE8	RMIIO_MDIO	PF8	USBHL5_DM	PG11	JTAG0_TDO
PA9	UART2_RXD	PB13		PC9	NAND_D1	PD11	SPI0_DI	PE9	RMII0_MDC	PF9	USBHL5_DP	PG12	JTAG0_TCK
PA10	UART2_TXD			PC10	NAND_D2	PD12	ESAM ID	PE10	Watchdog	PF10		PG13	JTAG0_TMS
PA11	UART8_RXD			PC11	NAND_D3	PD13	PWM01	PE11	USB0_VBUSVLD	PF11	UARTO_RXD	PG14	JTAG0_TDI
PA12	UART8_TXD	FUN	CTION:	PC12	NAND_D4	PD14	USBHL0_DM	PE12	Watchdog	PF12	UART0_TXD	PG15	JTAG0_NTRST
		NANI) Flash x1	PC13	NAND D5	PD15	USBHLO DP						
		SPI	_0/1 x2										
		120	_0/2 x2	PC14	NAND_D6								
		RMI	[_0 x1	PC15	NAND D7								
		ADC	_0 x1			l							
		UAR	F_2/6/8 x3										
	UART_U debug port xl												
USB 0 Device x1								nu	νοΤο	n lechn	ology	y Corp.	
USB 1 HOST x1							Title	UC98	0 Reference	e Circu	ıit		
							Size Docum	ent Numbe			Rev		
		GPIC	x12						Date: Thursday	, July 26, 201		Sheet	3 of 15

• GPIO Pin Assignment List



NUC980 Main Chip



• Power CAP Filter





NAND Flash





Ethernet RMII PHY + RJ45













Revision History

Date	Revision	Description
2018.12.12	1.00	1. Initially issued.

Important Notice

Nuvoton Products are neither intended nor warranted for usage in systems or equipment, any malfunction or failure of which may cause loss of human life, bodily injury or severe property damage. Such applications are deemed, "Insecure Usage".

Insecure usage includes, but is not limited to: equipment for surgical implementation, atomic energy control instruments, airplane or spaceship instruments, the control or operation of dynamic, brake or safety systems designed for vehicular use, traffic signal instruments, all types of safety devices, and other applications intended to support or sustain life.

All Insecure Usage shall be made at customer's risk, and in the event that third parties lay claims to Nuvoton as a result of customer's Insecure Usage, customer shall indemnify the damages and liabilities thus incurred by Nuvoton.

Please note that all data and specifications are subject to change without notice. All the trademarks of products and companies mentioned in this datasheet belong to their respective owners.