M480 BSP  V3.05.001
The Board Support Package for M480 Series
uspi_reg.h
Go to the documentation of this file.
1 /**************************************************************************/
9 #ifndef __USPI_REG_H__
10 #define __USPI_REG_H__
11 
12 #if defined ( __CC_ARM )
13 #pragma anon_unions
14 #endif
15 
26 typedef struct
27 {
28 
29 
944  __IO uint32_t CTL;
945  __IO uint32_t INTEN;
946  __IO uint32_t BRGEN;
947  __I uint32_t RESERVE0[1];
950  __IO uint32_t DATIN0;
951  __I uint32_t RESERVE1[3];
954  __IO uint32_t CTLIN0;
955  __I uint32_t RESERVE2[1];
958  __IO uint32_t CLKIN;
959  __IO uint32_t LINECTL;
960  __O uint32_t TXDAT;
961  __I uint32_t RXDAT;
962  __IO uint32_t BUFCTL;
963  __IO uint32_t BUFSTS;
964  __IO uint32_t PDMACTL;
965  __I uint32_t RESERVE3[4];
968  __IO uint32_t WKCTL;
969  __IO uint32_t WKSTS;
970  __IO uint32_t PROTCTL;
971  __IO uint32_t PROTIEN;
972  __IO uint32_t PROTSTS;
974 } USPI_T;
975 
981 #define USPI_CTL_FUNMODE_Pos (0)
982 #define USPI_CTL_FUNMODE_Msk (0x7ul << USPI_CTL_FUNMODE_Pos)
984 #define USPI_INTEN_TXSTIEN_Pos (1)
985 #define USPI_INTEN_TXSTIEN_Msk (0x1ul << USPI_INTEN_TXSTIEN_Pos)
987 #define USPI_INTEN_TXENDIEN_Pos (2)
988 #define USPI_INTEN_TXENDIEN_Msk (0x1ul << USPI_INTEN_TXENDIEN_Pos)
990 #define USPI_INTEN_RXSTIEN_Pos (3)
991 #define USPI_INTEN_RXSTIEN_Msk (0x1ul << USPI_INTEN_RXSTIEN_Pos)
993 #define USPI_INTEN_RXENDIEN_Pos (4)
994 #define USPI_INTEN_RXENDIEN_Msk (0x1ul << USPI_INTEN_RXENDIEN_Pos)
996 #define USPI_BRGEN_RCLKSEL_Pos (0)
997 #define USPI_BRGEN_RCLKSEL_Msk (0x1ul << USPI_BRGEN_RCLKSEL_Pos)
999 #define USPI_BRGEN_PTCLKSEL_Pos (1)
1000 #define USPI_BRGEN_PTCLKSEL_Msk (0x1ul << USPI_BRGEN_PTCLKSEL_Pos)
1002 #define USPI_BRGEN_SPCLKSEL_Pos (2)
1003 #define USPI_BRGEN_SPCLKSEL_Msk (0x3ul << USPI_BRGEN_SPCLKSEL_Pos)
1005 #define USPI_BRGEN_TMCNTEN_Pos (4)
1006 #define USPI_BRGEN_TMCNTEN_Msk (0x1ul << USPI_BRGEN_TMCNTEN_Pos)
1008 #define USPI_BRGEN_TMCNTSRC_Pos (5)
1009 #define USPI_BRGEN_TMCNTSRC_Msk (0x1ul << USPI_BRGEN_TMCNTSRC_Pos)
1011 #define USPI_BRGEN_CLKDIV_Pos (16)
1012 #define USPI_BRGEN_CLKDIV_Msk (0x3fful << USPI_BRGEN_CLKDIV_Pos)
1014 #define USPI_DATIN0_SYNCSEL_Pos (0)
1015 #define USPI_DATIN0_SYNCSEL_Msk (0x1ul << USPI_DATIN0_SYNCSEL_Pos)
1017 #define USPI_DATIN0_ININV_Pos (2)
1018 #define USPI_DATIN0_ININV_Msk (0x1ul << USPI_DATIN0_ININV_Pos)
1020 #define USPI_CTLIN0_SYNCSEL_Pos (0)
1021 #define USPI_CTLIN0_SYNCSEL_Msk (0x1ul << USPI_CTLIN0_SYNCSEL_Pos)
1023 #define USPI_CTLIN0_ININV_Pos (2)
1024 #define USPI_CTLIN0_ININV_Msk (0x1ul << USPI_CTLIN0_ININV_Pos)
1026 #define USPI_CLKIN_SYNCSEL_Pos (0)
1027 #define USPI_CLKIN_SYNCSEL_Msk (0x1ul << USPI_CLKIN_SYNCSEL_Pos)
1029 #define USPI_LINECTL_LSB_Pos (0)
1030 #define USPI_LINECTL_LSB_Msk (0x1ul << USPI_LINECTL_LSB_Pos)
1032 #define USPI_LINECTL_DATOINV_Pos (5)
1033 #define USPI_LINECTL_DATOINV_Msk (0x1ul << USPI_LINECTL_DATOINV_Pos)
1035 #define USPI_LINECTL_CTLOINV_Pos (7)
1036 #define USPI_LINECTL_CTLOINV_Msk (0x1ul << USPI_LINECTL_CTLOINV_Pos)
1038 #define USPI_LINECTL_DWIDTH_Pos (8)
1039 #define USPI_LINECTL_DWIDTH_Msk (0xful << USPI_LINECTL_DWIDTH_Pos)
1041 #define USPI_TXDAT_TXDAT_Pos (0)
1042 #define USPI_TXDAT_TXDAT_Msk (0xfffful << USPI_TXDAT_TXDAT_Pos)
1044 #define USPI_TXDAT_PORTDIR_Pos (16)
1045 #define USPI_TXDAT_PORTDIR_Msk (0x1ul << USPI_TXDAT_PORTDIR_Pos)
1047 #define USPI_RXDAT_RXDAT_Pos (0)
1048 #define USPI_RXDAT_RXDAT_Msk (0xfffful << USPI_RXDAT_RXDAT_Pos)
1050 #define USPI_BUFCTL_TXUDRIEN_Pos (6)
1051 #define USPI_BUFCTL_TXUDRIEN_Msk (0x1ul << USPI_BUFCTL_TXUDRIEN_Pos)
1053 #define USPI_BUFCTL_TXCLR_Pos (7)
1054 #define USPI_BUFCTL_TXCLR_Msk (0x1ul << USPI_BUFCTL_TXCLR_Pos)
1056 #define USPI_BUFCTL_RXOVIEN_Pos (14)
1057 #define USPI_BUFCTL_RXOVIEN_Msk (0x1ul << USPI_BUFCTL_RXOVIEN_Pos)
1059 #define USPI_BUFCTL_RXCLR_Pos (15)
1060 #define USPI_BUFCTL_RXCLR_Msk (0x1ul << USPI_BUFCTL_RXCLR_Pos)
1062 #define USPI_BUFCTL_TXRST_Pos (16)
1063 #define USPI_BUFCTL_TXRST_Msk (0x1ul << USPI_BUFCTL_TXRST_Pos)
1065 #define USPI_BUFCTL_RXRST_Pos (17)
1066 #define USPI_BUFCTL_RXRST_Msk (0x1ul << USPI_BUFCTL_RXRST_Pos)
1068 #define USPI_BUFSTS_RXEMPTY_Pos (0)
1069 #define USPI_BUFSTS_RXEMPTY_Msk (0x1ul << USPI_BUFSTS_RXEMPTY_Pos)
1071 #define USPI_BUFSTS_RXFULL_Pos (1)
1072 #define USPI_BUFSTS_RXFULL_Msk (0x1ul << USPI_BUFSTS_RXFULL_Pos)
1074 #define USPI_BUFSTS_RXOVIF_Pos (3)
1075 #define USPI_BUFSTS_RXOVIF_Msk (0x1ul << USPI_BUFSTS_RXOVIF_Pos)
1077 #define USPI_BUFSTS_TXEMPTY_Pos (8)
1078 #define USPI_BUFSTS_TXEMPTY_Msk (0x1ul << USPI_BUFSTS_TXEMPTY_Pos)
1080 #define USPI_BUFSTS_TXFULL_Pos (9)
1081 #define USPI_BUFSTS_TXFULL_Msk (0x1ul << USPI_BUFSTS_TXFULL_Pos)
1083 #define USPI_BUFSTS_TXUDRIF_Pos (11)
1084 #define USPI_BUFSTS_TXUDRIF_Msk (0x1ul << USPI_BUFSTS_TXUDRIF_Pos)
1086 #define USPI_PDMACTL_PDMARST_Pos (0)
1087 #define USPI_PDMACTL_PDMARST_Msk (0x1ul << USPI_PDMACTL_PDMARST_Pos)
1089 #define USPI_PDMACTL_TXPDMAEN_Pos (1)
1090 #define USPI_PDMACTL_TXPDMAEN_Msk (0x1ul << USPI_PDMACTL_TXPDMAEN_Pos)
1092 #define USPI_PDMACTL_RXPDMAEN_Pos (2)
1093 #define USPI_PDMACTL_RXPDMAEN_Msk (0x1ul << USPI_PDMACTL_RXPDMAEN_Pos)
1095 #define USPI_PDMACTL_PDMAEN_Pos (3)
1096 #define USPI_PDMACTL_PDMAEN_Msk (0x1ul << USPI_PDMACTL_PDMAEN_Pos)
1098 #define USPI_WKCTL_WKEN_Pos (0)
1099 #define USPI_WKCTL_WKEN_Msk (0x1ul << USPI_WKCTL_WKEN_Pos)
1101 #define USPI_WKCTL_WKADDREN_Pos (1)
1102 #define USPI_WKCTL_WKADDREN_Msk (0x1ul << USPI_WKCTL_WKADDREN_Pos)
1104 #define USPI_WKCTL_PDBOPT_Pos (2)
1105 #define USPI_WKCTL_PDBOPT_Msk (0x1ul << USPI_WKCTL_PDBOPT_Pos)
1107 #define USPI_WKSTS_WKF_Pos (0)
1108 #define USPI_WKSTS_WKF_Msk (0x1ul << USPI_WKSTS_WKF_Pos)
1110 #define USPI_PROTCTL_SLAVE_Pos (0)
1111 #define USPI_PROTCTL_SLAVE_Msk (0x1ul << USPI_PROTCTL_SLAVE_Pos)
1113 #define USPI_PROTCTL_SLV3WIRE_Pos (1)
1114 #define USPI_PROTCTL_SLV3WIRE_Msk (0x1ul << USPI_PROTCTL_SLV3WIRE_Pos)
1116 #define USPI_PROTCTL_SS_Pos (2)
1117 #define USPI_PROTCTL_SS_Msk (0x1ul << USPI_PROTCTL_SS_Pos)
1119 #define USPI_PROTCTL_AUTOSS_Pos (3)
1120 #define USPI_PROTCTL_AUTOSS_Msk (0x1ul << USPI_PROTCTL_AUTOSS_Pos)
1122 #define USPI_PROTCTL_SCLKMODE_Pos (6)
1123 #define USPI_PROTCTL_SCLKMODE_Msk (0x3ul << USPI_PROTCTL_SCLKMODE_Pos)
1125 #define USPI_PROTCTL_SUSPITV_Pos (8)
1126 #define USPI_PROTCTL_SUSPITV_Msk (0xful << USPI_PROTCTL_SUSPITV_Pos)
1128 #define USPI_PROTCTL_TSMSEL_Pos (12)
1129 #define USPI_PROTCTL_TSMSEL_Msk (0x7ul << USPI_PROTCTL_TSMSEL_Pos)
1131 #define USPI_PROTCTL_SLVTOCNT_Pos (16)
1132 #define USPI_PROTCTL_SLVTOCNT_Msk (0x3fful << USPI_PROTCTL_SLVTOCNT_Pos)
1134 #define USPI_PROTCTL_TXUDRPOL_Pos (28)
1135 #define USPI_PROTCTL_TXUDRPOL_Msk (0x1ul << USPI_PROTCTL_TXUDRPOL_Pos)
1137 #define USPI_PROTCTL_PROTEN_Pos (31)
1138 #define USPI_PROTCTL_PROTEN_Msk (0x1ul << USPI_PROTCTL_PROTEN_Pos)
1140 #define USPI_PROTIEN_SSINAIEN_Pos (0)
1141 #define USPI_PROTIEN_SSINAIEN_Msk (0x1ul << USPI_PROTIEN_SSINAIEN_Pos)
1143 #define USPI_PROTIEN_SSACTIEN_Pos (1)
1144 #define USPI_PROTIEN_SSACTIEN_Msk (0x1ul << USPI_PROTIEN_SSACTIEN_Pos)
1146 #define USPI_PROTIEN_SLVTOIEN_Pos (2)
1147 #define USPI_PROTIEN_SLVTOIEN_Msk (0x1ul << USPI_PROTIEN_SLVTOIEN_Pos)
1149 #define USPI_PROTIEN_SLVBEIEN_Pos (3)
1150 #define USPI_PROTIEN_SLVBEIEN_Msk (0x1ul << USPI_PROTIEN_SLVBEIEN_Pos)
1152 #define USPI_PROTSTS_TXSTIF_Pos (1)
1153 #define USPI_PROTSTS_TXSTIF_Msk (0x1ul << USPI_PROTSTS_TXSTIF_Pos)
1155 #define USPI_PROTSTS_TXENDIF_Pos (2)
1156 #define USPI_PROTSTS_TXENDIF_Msk (0x1ul << USPI_PROTSTS_TXENDIF_Pos)
1158 #define USPI_PROTSTS_RXSTIF_Pos (3)
1159 #define USPI_PROTSTS_RXSTIF_Msk (0x1ul << USPI_PROTSTS_RXSTIF_Pos)
1161 #define USPI_PROTSTS_RXENDIF_Pos (4)
1162 #define USPI_PROTSTS_RXENDIF_Msk (0x1ul << USPI_PROTSTS_RXENDIF_Pos)
1164 #define USPI_PROTSTS_SLVTOIF_Pos (5)
1165 #define USPI_PROTSTS_SLVTOIF_Msk (0x1ul << USPI_PROTSTS_SLVTOIF_Pos)
1167 #define USPI_PROTSTS_SLVBEIF_Pos (6)
1168 #define USPI_PROTSTS_SLVBEIF_Msk (0x1ul << USPI_PROTSTS_SLVBEIF_Pos)
1170 #define USPI_PROTSTS_SSINAIF_Pos (8)
1171 #define USPI_PROTSTS_SSINAIF_Msk (0x1ul << USPI_PROTSTS_SSINAIF_Pos)
1173 #define USPI_PROTSTS_SSACTIF_Pos (9)
1174 #define USPI_PROTSTS_SSACTIF_Msk (0x1ul << USPI_PROTSTS_SSACTIF_Pos)
1176 #define USPI_PROTSTS_SSLINE_Pos (16)
1177 #define USPI_PROTSTS_SSLINE_Msk (0x1ul << USPI_PROTSTS_SSLINE_Pos)
1179 #define USPI_PROTSTS_BUSY_Pos (17)
1180 #define USPI_PROTSTS_BUSY_Msk (0x1ul << USPI_PROTSTS_BUSY_Pos)
1182 #define USPI_PROTSTS_SLVUDR_Pos (18)
1183 #define USPI_PROTSTS_SLVUDR_Msk (0x1ul << USPI_PROTSTS_SLVUDR_Pos) /* USPI_CONST */
1186  /* end of USPI register group */ /* end of REGISTER group */
1188 
1189 #if defined ( __CC_ARM )
1190 #pragma no_anon_unions
1191 #endif
1192 
1193 #endif /* __USPI_REG_H__ */
__IO uint32_t WKSTS
Definition: uspi_reg.h:969
__IO uint32_t INTEN
Definition: uspi_reg.h:945
__IO uint32_t CTLIN0
Definition: uspi_reg.h:954
__IO uint32_t PROTCTL
Definition: uspi_reg.h:970
__O uint32_t TXDAT
Definition: uspi_reg.h:960
__IO uint32_t PROTSTS
Definition: uspi_reg.h:972
__IO uint32_t WKCTL
Definition: uspi_reg.h:968
__IO uint32_t PROTIEN
Definition: uspi_reg.h:971
__IO uint32_t BUFCTL
Definition: uspi_reg.h:962
__IO uint32_t CLKIN
Definition: uspi_reg.h:958
__IO uint32_t CTL
Definition: uspi_reg.h:944
__IO uint32_t LINECTL
Definition: uspi_reg.h:959
__IO uint32_t BUFSTS
Definition: uspi_reg.h:963
__IO uint32_t DATIN0
Definition: uspi_reg.h:950
__IO uint32_t BRGEN
Definition: uspi_reg.h:946
__IO uint32_t PDMACTL
Definition: uspi_reg.h:964
__I uint32_t RXDAT
Definition: uspi_reg.h:961