M480 BSP  V3.05.001
The Board Support Package for M480 Series
ebi_reg.h
Go to the documentation of this file.
1 /**************************************************************************/
9 #ifndef __EBI_REG_H__
10 #define __EBI_REG_H__
11 
12 #if defined ( __CC_ARM )
13 #pragma anon_unions
14 #endif
15 
26 typedef struct
27 {
28 
29 
495  __IO uint32_t CTL0;
496  __IO uint32_t TCTL0;
497  __I uint32_t RESERVE0[2];
500  __IO uint32_t CTL1;
501  __IO uint32_t TCTL1;
502  __I uint32_t RESERVE1[2];
505  __IO uint32_t CTL2;
506  __IO uint32_t TCTL2;
508 } EBI_T;
509 
515 #define EBI_CTL_EN_Pos (0)
516 #define EBI_CTL_EN_Msk (0x1ul << EBI_CTL_EN_Pos)
518 #define EBI_CTL_DW16_Pos (1)
519 #define EBI_CTL_DW16_Msk (0x1ul << EBI_CTL_DW16_Pos)
521 #define EBI_CTL_CSPOLINV_Pos (2)
522 #define EBI_CTL_CSPOLINV_Msk (0x1ul << EBI_CTL_CSPOLINV_Pos)
524 #define EBI_CTL_ADSEPEN_Pos (3)
525 #define EBI_CTL_ADSEPEN_Msk (0x1ul << EBI_CTL_ADSEPEN_Pos)
527 #define EBI_CTL_CACCESS_Pos (4)
528 #define EBI_CTL_CACCESS_Msk (0x1ul << EBI_CTL_CACCESS_Pos)
530 #define EBI_CTL_MCLKDIV_Pos (8)
531 #define EBI_CTL_MCLKDIV_Msk (0x7ul << EBI_CTL_MCLKDIV_Pos)
533 #define EBI_CTL_TALE_Pos (16)
534 #define EBI_CTL_TALE_Msk (0x7ul << EBI_CTL_TALE_Pos)
536 #define EBI_CTL_WBUFEN_Pos (24)
537 #define EBI_CTL_WBUFEN_Msk (0x1ul << EBI_CTL_WBUFEN_Pos)
539 #define EBI_TCTL_TACC_Pos (3)
540 #define EBI_TCTL_TACC_Msk (0x1ful << EBI_TCTL_TACC_Pos)
542 #define EBI_TCTL_TAHD_Pos (8)
543 #define EBI_TCTL_TAHD_Msk (0x7ul << EBI_TCTL_TAHD_Pos)
545 #define EBI_TCTL_W2X_Pos (12)
546 #define EBI_TCTL_W2X_Msk (0xful << EBI_TCTL_W2X_Pos)
548 #define EBI_TCTL_RAHDOFF_Pos (22)
549 #define EBI_TCTL_RAHDOFF_Msk (0x1ul << EBI_TCTL_RAHDOFF_Pos)
551 #define EBI_TCTL_WAHDOFF_Pos (23)
552 #define EBI_TCTL_WAHDOFF_Msk (0x1ul << EBI_TCTL_WAHDOFF_Pos)
554 #define EBI_TCTL_R2R_Pos (24)
555 #define EBI_TCTL_R2R_Msk (0xful << EBI_TCTL_R2R_Pos)
557 #define EBI_CTL0_EN_Pos (0)
558 #define EBI_CTL0_EN_Msk (0x1ul << EBI_CTL0_EN_Pos)
560 #define EBI_CTL0_DW16_Pos (1)
561 #define EBI_CTL0_DW16_Msk (0x1ul << EBI_CTL0_DW16_Pos)
563 #define EBI_CTL0_CSPOLINV_Pos (2)
564 #define EBI_CTL0_CSPOLINV_Msk (0x1ul << EBI_CTL0_CSPOLINV_Pos)
566 #define EBI_CTL0_ADSEPEN_Pos (3)
567 #define EBI_CTL0_ADSEPEN_Msk (0x1ul << EBI_CTL0_ADSEPEN_Pos)
569 #define EBI_CTL0_CACCESS_Pos (4)
570 #define EBI_CTL0_CACCESS_Msk (0x1ul << EBI_CTL0_CACCESS_Pos)
572 #define EBI_CTL0_MCLKDIV_Pos (8)
573 #define EBI_CTL0_MCLKDIV_Msk (0x7ul << EBI_CTL0_MCLKDIV_Pos)
575 #define EBI_CTL0_TALE_Pos (16)
576 #define EBI_CTL0_TALE_Msk (0x7ul << EBI_CTL0_TALE_Pos)
578 #define EBI_CTL0_WBUFEN_Pos (24)
579 #define EBI_CTL0_WBUFEN_Msk (0x1ul << EBI_CTL0_WBUFEN_Pos)
581 #define EBI_TCTL0_TACC_Pos (3)
582 #define EBI_TCTL0_TACC_Msk (0x1ful << EBI_TCTL0_TACC_Pos)
584 #define EBI_TCTL0_TAHD_Pos (8)
585 #define EBI_TCTL0_TAHD_Msk (0x7ul << EBI_TCTL0_TAHD_Pos)
587 #define EBI_TCTL0_W2X_Pos (12)
588 #define EBI_TCTL0_W2X_Msk (0xful << EBI_TCTL0_W2X_Pos)
590 #define EBI_TCTL0_RAHDOFF_Pos (22)
591 #define EBI_TCTL0_RAHDOFF_Msk (0x1ul << EBI_TCTL0_RAHDOFF_Pos)
593 #define EBI_TCTL0_WAHDOFF_Pos (23)
594 #define EBI_TCTL0_WAHDOFF_Msk (0x1ul << EBI_TCTL0_WAHDOFF_Pos)
596 #define EBI_TCTL0_R2R_Pos (24)
597 #define EBI_TCTL0_R2R_Msk (0xful << EBI_TCTL0_R2R_Pos)
599 #define EBI_CTL1_EN_Pos (0)
600 #define EBI_CTL1_EN_Msk (0x1ul << EBI_CTL1_EN_Pos)
602 #define EBI_CTL1_DW16_Pos (1)
603 #define EBI_CTL1_DW16_Msk (0x1ul << EBI_CTL1_DW16_Pos)
605 #define EBI_CTL1_CSPOLINV_Pos (2)
606 #define EBI_CTL1_CSPOLINV_Msk (0x1ul << EBI_CTL1_CSPOLINV_Pos)
608 #define EBI_CTL1_ADSEPEN_Pos (3)
609 #define EBI_CTL1_ADSEPEN_Msk (0x1ul << EBI_CTL1_ADSEPEN_Pos)
611 #define EBI_CTL1_CACCESS_Pos (4)
612 #define EBI_CTL1_CACCESS_Msk (0x1ul << EBI_CTL1_CACCESS_Pos)
614 #define EBI_CTL1_MCLKDIV_Pos (8)
615 #define EBI_CTL1_MCLKDIV_Msk (0x7ul << EBI_CTL1_MCLKDIV_Pos)
617 #define EBI_CTL1_TALE_Pos (16)
618 #define EBI_CTL1_TALE_Msk (0x7ul << EBI_CTL1_TALE_Pos)
620 #define EBI_CTL1_WBUFEN_Pos (24)
621 #define EBI_CTL1_WBUFEN_Msk (0x1ul << EBI_CTL1_WBUFEN_Pos)
623 #define EBI_TCTL1_TACC_Pos (3)
624 #define EBI_TCTL1_TACC_Msk (0x1ful << EBI_TCTL1_TACC_Pos)
626 #define EBI_TCTL1_TAHD_Pos (8)
627 #define EBI_TCTL1_TAHD_Msk (0x7ul << EBI_TCTL1_TAHD_Pos)
629 #define EBI_TCTL1_W2X_Pos (12)
630 #define EBI_TCTL1_W2X_Msk (0xful << EBI_TCTL1_W2X_Pos)
632 #define EBI_TCTL1_RAHDOFF_Pos (22)
633 #define EBI_TCTL1_RAHDOFF_Msk (0x1ul << EBI_TCTL1_RAHDOFF_Pos)
635 #define EBI_TCTL1_WAHDOFF_Pos (23)
636 #define EBI_TCTL1_WAHDOFF_Msk (0x1ul << EBI_TCTL1_WAHDOFF_Pos)
638 #define EBI_TCTL1_R2R_Pos (24)
639 #define EBI_TCTL1_R2R_Msk (0xful << EBI_TCTL1_R2R_Pos)
641 #define EBI_CTL2_EN_Pos (0)
642 #define EBI_CTL2_EN_Msk (0x1ul << EBI_CTL2_EN_Pos)
644 #define EBI_CTL2_DW16_Pos (1)
645 #define EBI_CTL2_DW16_Msk (0x1ul << EBI_CTL2_DW16_Pos)
647 #define EBI_CTL2_CSPOLINV_Pos (2)
648 #define EBI_CTL2_CSPOLINV_Msk (0x1ul << EBI_CTL2_CSPOLINV_Pos)
650 #define EBI_CTL2_ADSEPEN_Pos (3)
651 #define EBI_CTL2_ADSEPEN_Msk (0x1ul << EBI_CTL2_ADSEPEN_Pos)
653 #define EBI_CTL2_CACCESS_Pos (4)
654 #define EBI_CTL2_CACCESS_Msk (0x1ul << EBI_CTL2_CACCESS_Pos)
656 #define EBI_CTL2_MCLKDIV_Pos (8)
657 #define EBI_CTL2_MCLKDIV_Msk (0x7ul << EBI_CTL2_MCLKDIV_Pos)
659 #define EBI_CTL2_TALE_Pos (16)
660 #define EBI_CTL2_TALE_Msk (0x7ul << EBI_CTL2_TALE_Pos)
662 #define EBI_CTL2_WBUFEN_Pos (24)
663 #define EBI_CTL2_WBUFEN_Msk (0x1ul << EBI_CTL2_WBUFEN_Pos)
665 #define EBI_TCTL2_TACC_Pos (3)
666 #define EBI_TCTL2_TACC_Msk (0x1ful << EBI_TCTL2_TACC_Pos)
668 #define EBI_TCTL2_TAHD_Pos (8)
669 #define EBI_TCTL2_TAHD_Msk (0x7ul << EBI_TCTL2_TAHD_Pos)
671 #define EBI_TCTL2_W2X_Pos (12)
672 #define EBI_TCTL2_W2X_Msk (0xful << EBI_TCTL2_W2X_Pos)
674 #define EBI_TCTL2_RAHDOFF_Pos (22)
675 #define EBI_TCTL2_RAHDOFF_Msk (0x1ul << EBI_TCTL2_RAHDOFF_Pos)
677 #define EBI_TCTL2_WAHDOFF_Pos (23)
678 #define EBI_TCTL2_WAHDOFF_Msk (0x1ul << EBI_TCTL2_WAHDOFF_Pos)
680 #define EBI_TCTL2_R2R_Pos (24)
681 #define EBI_TCTL2_R2R_Msk (0xful << EBI_TCTL2_R2R_Pos) /* EBI_CONST */
684  /* end of EBI register group */ /* end of REGISTER group */
686 
687 #if defined ( __CC_ARM )
688 #pragma no_anon_unions
689 #endif
690 
691 #endif /* __EBI_REG_H__ */
__IO uint32_t CTL1
Definition: ebi_reg.h:500
__IO uint32_t TCTL1
Definition: ebi_reg.h:501
Definition: ebi_reg.h:26
__IO uint32_t TCTL0
Definition: ebi_reg.h:496
__IO uint32_t CTL0
Definition: ebi_reg.h:495
__IO uint32_t TCTL2
Definition: ebi_reg.h:506
__IO uint32_t CTL2
Definition: ebi_reg.h:505